

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : C30B 15/00, 33/00, 29/06	A1	(11) International Publication Number: WO 98/45507 (43) International Publication Date: 15 October 1998 (15.10.98)
(21) International Application Number: PCT/US98/06945		(74) Agents: HEJLEK, Edward, J. et al.; Senniger, Powers, Leavitt & Roedel, 16th floor, One Metropolitan Square, St. Louis, MO 63102 (US).
(22) International Filing Date: 9 April 1998 (09.04.98)		
(30) Priority Data: 60/041,845 9 April 1997 (09.04.97) US 60/062,316 17 October 1997 (17.10.97) US		(81) Designated States: CN, JP, KR, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(71) Applicant: MEMC ELECTRONIC MATERIALS, INC. [US/US]; 501 Pearl Drive, P.O. Box 8, St. Peters, MO 63376 (US).		Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>
(72) Inventors: FALSTER, Robert; Via Caradosso, 11, I-20123 Milano (IT). MARKGRAF, Steve, A.; 1515 Trails of Sunbrook, St. Charles, MO 63301 (US). McQUAID, Seamus, A.; Apartment 15, 6220 Northwood Avenue, St. Louis, MO 63105 (US). HOLZER, Joseph, C.; 5234 Gutermuth Road, St. Charles, MO 63304 (US). MUTTI, Paolo; Via Santa Caterina, 7, I-39012 Merano (IT). JOHNSON, Bayard, K.; 78 Nicole Court, Lake St. Louis, MO 63367 (US). CORNARA, Marco; Via Roma, 117/B, I-28066 Galliate (IT). GAMBARO, Daniela; Via Roma, 117/B, I-28066 Galliate (IT). OLMO, Massimiliano; Viale Verdi, 11, I-28100 Novara (IT).		

(54) Title: LOW DEFECT DENSITY, IDEAL OXYGEN PRECIPITATING SILICON

(57) Abstract

A single crystal silicon wafer which, during the heat treatment cycles of essentially any electronic device manufacturing process, will form an ideal, non-uniform depth distribution of oxygen precipitates. The wafer is characterized in that it has a non-uniform distribution of crystal lattice vacancies, the concentration of vacancies in the bulk layer being greater than the concentration of vacancies in the surface layer and the vacancies having a concentration profile in which the peak density of the vacancies is at or near a central plane with the concentration generally decreasing from the position of peak density in the direction of a front surface of the wafer. In one embodiment, the wafer is further characterized in that it has a first axially symmetric region in which vacancies are the predominant intrinsic point defect and which is substantially free of agglomerated intrinsic point defects, wherein the first axially symmetric region comprises a central axis or has a width of at least about 15 mm. In another embodiment, the wafer is further characterized in that it has an axially symmetric region which is substantially free of agglomerated intrinsic point defects, the axially symmetric region extending radially inwardly from a circumferential edge of the wafer and having a width, as measured from the circumferential edge radially toward a center axis, which is at least about 40 % the length of a radius of the wafer.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

**LOW DEFECT DENSITY,
IDEAL OXYGEN PRECIPITATING SILICON**

BACKGROUND OF THE INVENTION

The present invention generally relates to the preparation of semiconductor material substrates, especially silicon wafers, which are used in the manufacture of electronic components. More particularly, the present invention relates to a silicon wafer, and a process for the preparation thereof, which, during the heat treatment cycles of essentially any arbitrary electronic device manufacturing process, may form an ideal, non-uniform depth distribution of oxygen precipitates and may additionally contain an axially symmetric region which is substantially free of agglomerated intrinsic point defects.

Single crystal silicon, which is the starting material for most processes for the fabrication of semiconductor electronic components, is commonly prepared with the so-called Czochralski process wherein a single seed crystal is immersed into molten silicon and then grown by slow extraction. As molten silicon is contained in a quartz crucible, it is contaminated with various impurities, among which is mainly oxygen. At the temperature of the silicon molten mass, oxygen comes into the crystal lattice until it reaches a concentration determined by the solubility of oxygen in silicon at the temperature of the molten mass and by the actual segregation coefficient of oxygen in solidified silicon. Such concentrations are greater than the solubility of oxygen in solid silicon at the temperatures typical for the processes for the fabrication of electronic devices. As the crystal grows from the molten mass and cools, therefore, the solubility of oxygen in it decreases rapidly, whereby in the resulting slices or wafers, oxygen is present in supersaturated concentrations.

Thermal treatment cycles which are typically employed in the fabrication of electronic devices can cause the precipitation of oxygen in silicon wafers which are supersaturated in oxygen. Depending upon their 5 location in the wafer, the precipitates can be harmful or beneficial. Oxygen precipitates located in the active device region of the wafer can impair the operation of the device. Oxygen precipitates located in the bulk of the wafer, however, are capable of trapping undesired 10 metal impurities that may come into contact with the wafer. The use of oxygen precipitates located in the bulk of the wafer to trap metals is commonly referred to as internal or intrinsic gettering ("IG").

Historically, electronic device fabrication 15 processes included a series of steps which were designed to produce silicon having a zone or region near the surface of the wafer which is free of oxygen precipitates (commonly referred to as a "denuded zone" or a "precipitate free zone") with the balance of the wafer, 20 i.e., the wafer bulk, containing a sufficient number of oxygen precipitates for IG purposes. Denuded zones can be formed, for example, in a high-low-high thermal sequence such as (a) oxygen out-diffusion heat treatment at a high temperature (>1100 °C) in an inert ambient for 25 a period of at least about 4 hours, (b) oxygen precipitate nuclei formation at a low temperature (600-750 °C), and (c) growth of oxygen (SiO_2) precipitates at a high temperature (1000-1150 °C). See, e.g., F. Shimura, Semiconductor Silicon Crystal Technology, Academic Press, 30 Inc., San Diego California (1989) at pages 361-367 and the references cited therein.

More recently, however, advanced electronic device manufacturing processes such as DRAM manufacturing processes have begun to minimize the use of high 35 temperature process steps. Although some of these processes retain enough of the high temperature process

steps to produce a denuded zone and sufficient density of bulk precipitates, the tolerances on the material are too tight to render it a commercially viable product. Other current highly advanced electronic device manufacturing processes contain no out-diffusion steps at all. Because of the problems associated with oxygen precipitates in the active device region, therefore, these electronic device fabricators must use silicon wafers which are incapable of forming oxygen precipitates anywhere in the wafer under their process conditions. As a result, all IG potential is lost.

SUMMARY OF THE INVENTION

Among the objects of the invention, therefore, is the provision of a single crystal silicon wafer which, during the heat treatment cycles of essentially any electronic device manufacturing process, will form an ideal, non-uniform depth distribution of oxygen precipitates; the provision of such a wafer which will optimally and reproducibly form a denuded zone of sufficient depth and a sufficient density of oxygen precipitates in the wafer bulk; the provision of such a wafer in which the formation of the denuded zone and the formation of the oxygen precipitates in the wafer bulk is not dependant upon differences in oxygen concentration in these regions of the wafer; the provision of such a process in which the formation of the denuded zone does not depend upon the out-diffusion of oxygen; the provision of such a wafer in which the thickness of the resulting denuded zone is essentially independent of the details of the IC manufacturing process sequence; the provision of such a wafer in which the formation of the denuded zone and the formation of the oxygen precipitates in the wafer bulk is not influenced by the thermal history and the oxygen concentration of the Czochralski-grown, single crystal silicon ingot from which the

silicon wafer is sliced; and, the provision of such a wafer which additionally contains an axially symmetric region of substantial radial width which is substantially free of defects resulting from the agglomeration of crystal lattice vacancies or silicon self-interstitials.

Briefly, therefore, the present invention is directed to a single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back surfaces, a circumferential edge joining the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D_1 , of at least about 10 micrometers measured from the front surface and toward the central plane, and a bulk layer which comprises a second region of the wafer between the central plane and the first region. In particular, the wafer has a non-uniform distribution of crystal lattice vacancies, with the concentration of vacancies in the bulk layer being greater than the concentration of vacancies in the surface layer and with the vacancies having a concentration profile in which the peak density of the vacancies is at or near the central plane, the concentration generally decreasing from the position of peak density in the direction of the front surface of the wafer. In one embodiment, the wafer additionally has a first axially symmetric region in which vacancies are the predominant intrinsic point defect and which is substantially free of agglomerated intrinsic point defects, wherein the first axially symmetric region comprises a central axis or has a width of at least about 15 mm. In another embodiment, the wafer additionally has an axially symmetric region which is substantially free of agglomerated intrinsic point defects, the axially symmetric region extending radially inwardly from the

circumferential edge of the wafer and having a width, as measured from the circumferential edge radially toward a center axis, which is at least about 40% the length of a radius of the wafer.

5 The present invention is further directed to a single crystal silicon wafer comprising two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front 10 and back surfaces, and a circumferential edge joining the front and back surfaces, a front surface layer consisting of the region of the wafer within a distance, D_2 , of no more than about 15 micrometers of the front surface and a bulk layer comprising the region of the wafer between the 15 central plane and the front surface layer. In particular, the bulk layer has a substantially uniform oxygen concentration and a concentration of crystal lattice vacancies such that, upon subjecting the wafer to an oxygen precipitation heat treatment consisting 20 essentially of annealing the wafer at 800° C for four hours and then at 1000° C for sixteen hours, the wafer will contain oxygen precipitates having a concentration profile in which the peak density of the precipitates in the bulk layer is at or near the central plane with the 25 concentration of the precipitates in the bulk layer generally decreasing in the direction of the front surface layer. The wafer additionally comprises, in one embodiment, a first axially symmetric region in which vacancies are the predominant intrinsic point defect and 30 which is substantially free of agglomerated intrinsic point defects, the first axially symmetric region comprising a central axis or having a width of at least about 15 mm. In another embodiment, the wafer additionally comprises an axially symmetric region which 35 is substantially free of agglomerated intrinsic point defects, the axially symmetric region extending radially

inwardly from the circumferential edge of the wafer and having a width, as measured from the circumferential edge radially toward a center axis, which is at least about 40% the length of a radius of the wafer.

5 The present invention is further directed to a single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back
10 surfaces, and a circumferential edge joining the front and back surfaces. The wafer is characterized in that it comprises a denuded zone which contains interstitial oxygen and which comprises the region of the wafer from the front surface to a distance, D_1 , of at least about 10 micrometers measured from the front surface and toward
15 the central plane. The wafer is also characterized in that the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 , is at least about 75% of the maximum concentration of
20 interstitial oxygen in the denuded zone. The wafer is further characterized in that, in one embodiment, it comprises a first axially symmetric region in which vacancies are the predominant intrinsic point defect and which is substantially free of agglomerated intrinsic
25 point defects, the first axially symmetric region comprising a central axis or having a width of at least about 15 mm. In another embodiment, the wafer comprises an axially symmetric region which is substantially free of agglomerated intrinsic point defects, the axially
30 symmetric region extending radially inwardly from the circumferential edge of the wafer and having a width, as measured from the circumferential edge radially toward a center axis, which is at least about 40% the length of a radius of the wafer.

35 The present invention is further directed to a single crystal silicon wafer comprising two major,

generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back surfaces, and a circumferential edge joining the front and back surfaces, a front surface layer consisting of the region of the wafer within a distance, D_2 , of no more than about 15 micrometers of the front surface and a bulk layer comprising the region of the wafer between the central plane and the front surface layer. In particular, the bulk layer has a substantially uniform oxygen concentration and a concentration of crystal lattice vacancies such that, upon subjecting the wafer to an oxygen precipitation heat treatment consisting essentially of annealing the wafer at 800° C for four hours and then at 1000° C for sixteen hours, the wafer will contain oxygen precipitates having a concentration profile in which the peak density of the precipitates in the bulk layer is at or near the central plane with the concentration of the precipitates in the bulk layer generally decreasing in the direction of the front surface layer.

The present invention is further directed to a process for heat-treating a Cz, single crystal silicon wafer to influence the precipitation behavior of oxygen in the wafer in a subsequent thermal processing step. The wafer has a front surface, a back surface, a central plane between the front and back surfaces, a vacancy sink at the front surface, a front surface layer which comprises the region of the wafer between the front surface and a distance, D_1 , measured from the front surface and toward the central plane, a bulk layer which comprises the region of the wafer between the central plane and the distance, D_1 , measured from the front surface of the wafer, and an axially symmetric region which is substantially free of agglomerated intrinsic

point defects. In the process, the wafer is subjected to a heat-treatment to form crystal lattice vacancies throughout the wafer. The concentration of vacancies in the heat-treated wafer is then reduced by controlling the 5 cooling rate of the heat-treated wafer to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing in the direction of the front surface of the wafer. The difference in the 10 concentration of vacancies in the front surface layer and the bulk layer is such that a thermal treatment of the wafer at a temperature in excess of 750 °C will lead to the formation of a denuded zone in the front surface layer and oxygen clusters or precipitates in the bulk 15 zone with the concentration of the oxygen clusters or precipitates being primarily dependant upon the concentration of vacancies in the bulk layer.

Other objects and features of this invention will be in part apparent and in part pointed out hereinafter.

20 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic depiction of the process of the present invention.

25 Fig. 2 is a photograph of a cross-section of a wafer (sample 4-7) which was processed as described in Example 1.

Fig. 3 is a photograph of a cross-section of a wafer (sample 4-8) which was subjected to the series of steps described in Example 1.

30 Fig. 4 is a photograph of a cross-section of a wafer (sample 3-14) which was subjected to the series of steps described in Example 1.

35 Fig. 5 is a graph of the log of platinum concentration (atoms/cm³) versus depth from the surface of a wafer (sample 4-7) which was subjected to the series of steps set forth in Example 1.

Fig. 6 is a photograph of a cross-section of a wafer (sample 3-4) which was subjected to the series of steps set forth in Example 2.

5 Fig. 7 is a photograph of a cross-section of a wafer (sample 3-5) which was subjected to the series of steps set forth in Example 2.

Fig. 8 is a photograph of a cross-section of a wafer (sample 3-6) which was subjected to the series of steps set forth in Example 2.

10 Fig. 9 is a photograph of a cross-section of a wafer (sample 1-8) which was subjected to the series of steps set forth in Example 3.

15 FIG. 10 is logarithmic graph of the number density of bulk microdefects (BMD) versus the partial pressure of oxygen present in the atmosphere during rapid thermal annealing of single crystal silicon wafers in accordance with the present invention, as described in Example 4.

20 FIG. 11 is a graph which shows an example of how the initial concentration of self-interstitials, [I], and vacancies, [V], changes with an increase in the value of the ratio v/G_0 , where v is the growth rate and G_0 is the average axial temperature gradient.

25 FIG. 12 is a graph which shows an example of how ΔG_I , the change in free energy required for the formation of agglomerated interstitial defects, increases as the temperature, T, decreases, for a given initial concentration of self-interstitials, [I].

30 FIG. 13 is a graph which shows an example of how the initial concentration of self-interstitials, [I], and vacancies, [V], can change along the radius of an ingot or wafer, as the value of the ratio v/G_0 decreases, due to an increase in the value of G_0 . Note that at the V/I boundary a transition occurs from vacancy dominated material to self-interstitial dominated material.

35 FIG. 14 is a top plan view of a single crystal silicon ingot or wafer showing regions of vacancy, V, and

self-interstitial, I, dominated materials respectively, as well as the V/I boundary that exists between them.

FIG. 15 is a longitudinal, cross-sectional view of a single crystal silicon ingot showing, in detail, an axially symmetric region of a constant diameter portion 5 of the ingot.

FIG. 16 is an image produced by a scan of the minority carrier lifetime of an axial cut of the ingot following a series of oxygen precipitation heat 10 treatments, showing in detail a generally cylindrical region of vacancy dominated material, a generally annular shaped axially symmetric region of self-interstitial dominated material, the V/I boundary present between them, and a region of agglomerated interstitial defects.

FIG. 17 is a graph of pull rate (i.e. seed lift) as 15 a function of crystal length, showing how the pull rate is decreased linearly over a portion of the length of the crystal.

FIG. 18 is an image produced by a scan of the 20 minority carrier lifetime of an axial cut of the ingot following a series of oxygen precipitation heat treatments, as described in Example 5.

FIG. 19 is a graph of pull rate as a function of 25 crystal length for each of four single crystal silicon ingots, labeled 1-4 respectively, which are used to yield a curve, labeled $v^*(Z)$, as described in Example 5.

FIG. 20 is a graph of the average axial temperature 30 gradient at the melt/solid interface, G_0 , as a function of radial position, for two different cases as described in Example 6.

FIG. 21 is a graph of the initial concentration of vacancies, [V], or self-interstitials, [I], as a function of radial position, for two different cases as described Example 6.

FIG. 22 is a graph of temperature as a function of axial position, showing the axial temperature profile in ingots for two different cases as described in Example 7.

5 FIG. 23 is a graph of the self-interstitial concentrations resulting from the two cooling conditions illustrated in Fig. 22 and as more fully described in Example 7.

10 FIG. 24 is an image produced by a scan of the minority carrier lifetime of an axial cut of an entire ingot following a series of oxygen precipitation heat treatments, as described in Example 8.

15 FIG. 25 is a graph illustrating the position of the V/I boundary as a function of the length of the single crystal silicon ingot, as described in Example 9.

20 FIG. 26a is an image produced by a scan of the minority carrier lifetime of an axial cut of a segment of an ingot, ranging from about 100 mm to about 250 mm from the shoulder of the ingot, following a series of oxygen precipitation heat treatments, as described in Example 10.

25 FIG. 26b is an image produced by a scan of the minority carrier lifetime of an axial cut of a segment of an ingot, ranging from about 250 mm to about 400 mm from the shoulder of the ingot, following a series of oxygen precipitation heat treatments, as described in Example 10.

30 FIG. 27 is a graph of the axial temperature gradient, G_0 , at various axial positions for an ingot, as described in Example 11.

35 FIG. 28 is a graph of the radial variations in the average axial temperature gradient, G_0 , at various for an ingot, as described in Example 11.

FIG. 29 is a graph illustrating the relationship between the width of the axially symmetric region and the cooling rate, as described in Example 11.

FIG. 30 is a photograph of an axial cut of a segment of an ingot, ranging from about 235 mm to about 350 mm from the shoulder of the ingot, following copper decoration and a defect-delineating etch, described in 5 Example 11.

FIG. 31 is a photograph of an axial cut of a segment of an ingot, ranging from about 305 mm to about 460 mm from the shoulder of the ingot, following copper decoration and a defect-delineating etch, described in 10 Example 11.

FIG. 32 is a photograph of an axial cut of a segment of an ingot, ranging from about 140 mm to about 275 mm from the shoulder of the ingot, following copper decoration and a defect-delineating etch, described in 15 Example 11.

FIG. 33 is a photograph of an axial cut of a segment of an ingot, ranging from about 600 mm to about 730 mm from the shoulder of the ingot, following copper decoration and a defect-delineating etch, described in 20 Example 11.

FIG. 34 is a graph illustrating the radial variations in the average axial temperature gradient, $G_0(r)$, which may occur in hot zones of various configurations.

FIG. 35 is a graph illustrating the axial temperature profile for an ingot in four different hot zone configurations.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In accordance with the present invention, an ideal 30 precipitating wafer has been discovered which, during essentially any electronic device manufacturing process, will form a denuded zone of sufficient depth and a wafer bulk containing a sufficient density of oxygen precipitates for IG purposes. Advantageously, this ideal 35 precipitating wafer may be prepared in a matter of

minutes using tools which are in common use in the semiconductor silicon manufacturing industry. This process creates a "template" in the silicon which determines or "prints" the manner in which oxygen will precipitate during the electronic device manufacturing process.

The starting material for the ideal precipitating wafer of the present invention is a single crystal silicon wafer which has been sliced from a single crystal ingot grown in accordance with conventional Czochralski crystal growing methods. Such methods, as well as standard silicon slicing, lapping, etching, and polishing techniques are disclosed, for example, in F. Shimura, Semiconductor Silicon Crystal Technology, Academic Press, 1989, and Silicon Chemical Etching, (J. Grabmaier ed.) Springer-Verlag, New York, 1982 (incorporated herein by reference).

Czochralski-grown silicon typically has an oxygen concentration within the range of about 5×10^{17} to about 9×10^{17} atoms/cm³ (ASTM standard F-121-83). Because the oxygen precipitation behavior of the wafer becomes essentially decoupled from the oxygen concentration in the ideal precipitating wafer, the starting wafer may have an oxygen concentration falling anywhere within or even outside the range attainable by the Czochralski process.

Depending upon the cooling rate of the single crystal silicon ingot from the temperature of the melting point of silicon (about 1410 °C) through the range of about 750 °C to about 350 °C, oxygen precipitate nucleation centers may form in the single crystal silicon ingot from which the wafer is sliced. The presence or absence of these nucleation centers in the starting material is not critical to the present invention provided, however, these centers are capable of being dissolved by heat-treating the silicon at temperatures

surface of the wafer as that term is used herein is not necessarily the surface onto which an electronic device will subsequently be fabricated nor is the back surface of the wafer as that term is used herein necessarily the 5 major surface of the wafer which is opposite the surface onto which the electronic device is fabricated. In addition, because silicon wafers typically have some total thickness variation (TTV), warp and bow, the midpoint between every point on the front surface and 10 every point on the back surface may not precisely fall within a plane; as a practical matter, however, the TTV, warp and bow are typically so slight that to a close approximation the midpoints can be said to fall within an imaginary central plane which is approximately 15 equidistant between the front and back surfaces.

In a first embodiment of the process of the present invention wafer 1 is heat-treated in an oxygen-containing atmosphere in step S₁ to grow a superficial oxide layer 9 which envelopes wafer 1. In general, the oxide layer 20 will have a thickness which is greater than the native oxide layer which forms upon silicon (about 15 Ångstroms); preferably, the oxide layer has a thickness of at least about 20 Ångstroms and, in some embodiments, at least about 25 Ångstroms or even at least about 30 25 Ångstroms. Experimental evidence obtained to-date, however, suggests that oxide layers having a thickness greater than about 30 Ångstroms, while not interfering with the desired effect, provide little or no additional benefit.

30 In step S₂, the wafer is subjected to a heat-treatment step in which the wafers are heated to an elevated temperature to form and thereby increase the number density of crystal lattice vacancies 13 in wafer 1. Preferably, this heat-treatment step is carried out 35 in a rapid thermal annealer in which the wafers are rapidly heated to a target temperature and annealed at

that temperature for a relatively short period of time. In general, the wafer is subjected to a temperature in excess of 1150 °C, preferably at least 1175 °C, more preferably at least about 1200 °C, and most preferably between about 1200 °C and 1275 °C.

In the first embodiment of the present invention, the rapid thermal annealing step is carried out in the presence of a nitriding atmosphere, that is, an atmosphere containing nitrogen gas (N₂) or a nitrogen-containing compound gas such as ammonia which is capable of nitriding an exposed silicon surface. The atmosphere may thus consist entirely of nitrogen or nitrogen compound gas, or it may additionally comprise a non-nitriding gas such as argon. An increase in vacancy concentration throughout the wafer is achieved nearly, if not immediately, upon achieving the annealing temperature. The wafer will generally be maintained at this temperature for at least one second, typically for at least several seconds (e.g., at least 3), preferably for several tens of seconds (e.g., 20, 30, 40, or 50 seconds) and, depending upon the desired characteristics of the wafer, for a period which may range up to about 60 seconds (which is near the limit for commercially available rapid thermal annealers). The resulting wafer will have a relatively uniform vacancy concentration (number density) profile in the wafer.

Based upon experimental evidence obtained to-date, the atmosphere in which the rapid thermal annealing step is carried out preferably has no more than a relatively small partial pressure of oxygen, water vapor and other oxidizing gases; that is, the atmosphere has a total absence of oxidizing gases or a partial pressure of such gases which is insufficient to inject sufficient quantities of silicon self-interstitial atoms which suppress the build-up of vacancy concentrations. While the lower limit of oxidizing gas concentration has not

been precisely determined, it has been demonstrated that for partial pressures of oxygen of 0.01 atmospheres (atm.), or 10,000 parts per million atomic (ppma), no increase in vacancy concentration and no effect is
5 observed. Thus, it is preferred that the atmosphere have a partial pressure of oxygen and other oxidizing gases of less than 0.01 atm. (10,000 ppma); more preferably the partial pressure of these gases in the atmosphere is no more than about 0.005 atm. (5,000 ppma), more preferably
10 no more than about 0.002 atm. (2,000 ppma), and most preferably no more than about 0.001 atm. (1,000 ppma).

In addition to causing the formation of crystal lattice vacancies, the rapid thermal annealing step causes the dissolution of any unstabilized oxygen
15 precipitate nucleation centers which are present in the silicon starting material. These nucleation centers may be formed, for example, during the growth of the single crystal silicon ingot from which the wafer was sliced, or as a consequence of some other event in the previous
20 thermal history of the wafer or of the ingot from which the wafer is sliced. Thus, the presence or absence of these nucleation centers in the starting material is not critical, provided these centers are capable of being dissolved during the rapid thermal annealing step.

25 The rapid thermal anneal may be carried out in any of a number of commercially available rapid thermal annealing ("RTA") furnaces in which wafers are individually heated by banks of high power lamps. RTA furnaces are capable of rapidly heating a silicon wafer,
30 e.g., they are capable of heating a wafer from room temperature to 1200 °C in a few seconds. One such commercially available RTA furnace is the model 610 furnace available from AG Associates (Mountain View, CA).

35 Intrinsic point defects (vacancies and silicon self-interstitials) are capable of diffusing through single crystal silicon with the rate of diffusion being

temperature dependant. The concentration profile of intrinsic point defects, therefore, is a function of the diffusivity of the intrinsic point defects and the recombination rate as a function of temperature. For 5 example, the intrinsic point defects are relatively mobile at temperatures in the vicinity of the temperature at which the wafer is annealed in the rapid thermal annealing step whereas they are essentially immobile for any commercially practical time period at temperatures of 10 as much as 700 °C. Experimental evidence obtained to-date suggests that the effective diffusion rate of vacancies slows considerably at temperatures less than about 700 °C and perhaps as great as 800 °C, 900 °C, or even 1,000 °C, the vacancies can be considered to be 15 immobile for any commercially practical time period.

Upon completion of step S₂, the wafer is rapidly cooled in step S₃, through the range of temperatures at which crystal lattice vacancies are relatively mobile in the single crystal silicon. As the temperature of the 20 wafer is decreased through this range of temperatures, the vacancies diffuse to the oxide layer 9 and become annihilated, thus leading to a change in the vacancy concentration profile with the extent of change depending upon the length of time the wafer is maintained at a 25 temperature within this range. If the wafer were held at this temperature within this range for an infinite period of time, the vacancy concentration would once again become substantially uniform throughout wafer bulk 11 with the concentration being an equilibrium value which 30 is substantially less than the concentration of crystal lattice vacancies immediately upon completion of the heat treatment step. By rapidly cooling the wafer, however, a non-uniform distribution of crystal lattice vacancies can be achieved with the maximum vacancy concentration being 35 at or near central plane 7 and the vacancy concentration decreasing in the direction of the front surface 3 and

back surface 5 of the wafer. In general, the average cooling rate within this range of temperatures is at least about 5 °C per second and preferably at least about 20 °C per second. Depending upon the desired depth of 5 the denuded zone, the average cooling rate may preferably be at least about 50 °C per second, still more preferably at least about 100 °C per second, with cooling rates in the range of about 100 °C to about 200 °C per second being presently preferred for some applications. Once 10 the wafer is cooled to a temperature outside the range of temperatures at which crystal lattice vacancies are relatively mobile in the single crystal silicon, the cooling rate does not appear to significantly influence the precipitating characteristics of the wafer and thus, 15 does not appear to be narrowly critical. Conveniently, the cooling step may be carried out in the same atmosphere in which the heating step is carried out.

In step S₄, the wafer is subjected to an oxygen precipitation heat-treatment. For example, the wafer may 20 be annealed at a temperature of 800 °C for four hours and then at a temperature of 1000 °C for sixteen hours. Alternatively and preferably, the wafer is loaded into a furnace which is at a temperature of about 800 °C as the first step of an electronic device manufacturing process. 25 When loaded into a furnace at this temperature, the previously rapidly thermal annealed wafer will have separate zones which behave differently with respect to oxygen precipitation. In the high vacancy regions (the wafer bulk), oxygen clusters rapidly as the wafer enters 30 the furnace. By the time the loading temperature is reached, the clustering process is finished and a distribution of clusters is reached which depends only upon the initial concentration of vacancies. In the low vacancy regions (near the wafer surfaces), the wafer 35 behaves like a normal wafer which lacks pre-existing oxygen precipitate nucleation centers; that is, oxygen

clustering is not observed. As the temperature is increased above 800 °C or if the temperature remains constant, the clusters in the vacancy rich zone grow into precipitates and are thereby consumed, whereas in the 5 vacancy lean zone nothing happens. By dividing the wafer into various zones of vacancy concentration, a template is effectively created through which is written an oxygen precipitate pattern which is fixed the moment the wafer is loaded into the furnace.

10 As illustrated in Fig. 1, the resulting depth distribution of oxygen precipitates in the wafer is characterized by clear regions of oxygen precipitate-free material (denuded zones) 15 and 15' extending from the front surface 3 and back surface 5 to a depth t, t', 15 respectively. Between the oxygen precipitate-free regions, 15 and 15', there is a region 17 which contains a substantially uniform density of oxygen precipitates.

15 The concentration of oxygen precipitates in region 17 is primarily a function of the heating step and 20 secondarily a function of the cooling rate. In general, the concentration of oxygen precipitates increases with increasing temperature and increasing annealing times in the heating step, with precipitate densities in the range of about 1×10^7 to about 5×10^{10} precipitates/cm³ being 25 routinely obtained.

20 The depth t, t' from the front and back surfaces, respectively, of oxygen precipitate-free material (denuded zones) 15 and 15' is primarily a function of the cooling rate through the temperature range at which 30 crystal lattice vacancies are relatively mobile in silicon. In general, the depth t, t' increases with decreasing cooling rates, with denuded zone depths of at least about 10, 20, 30, 40, 50, 70 or even 100 micrometers being attainable. Significantly, the depth 35 of the denuded zone is essentially independent of the details of the electronic device manufacturing process

and, in addition, does not depend upon the out-diffusion of oxygen as is conventionally practiced.

While the rapid thermal treatments employed in this process of the present invention may result in the out-diffusion of a small amount of oxygen from the surface of the front and back surfaces of the wafer, the amount of out-diffusion is significantly less than what is observed in conventional processes for the formation of denuded zones. As a result, the ideal precipitating wafers of the present invention have a substantially uniform interstitial oxygen concentration as a function of distance from the silicon surface. For example, prior to the oxygen precipitation heat-treatment, the wafer will have a substantially uniform concentration of interstitial oxygen from the center of the wafer to regions of the wafer which are within about 15 microns of the silicon surface, more preferably from the center of the silicon to regions of the wafer which are within about 10 microns of the silicon surface, even more preferably from the center of the silicon to regions of the wafer which are within about 5 microns of the silicon surface, and most preferably from the center of the silicon to regions of the wafer which are within about 3 microns of the silicon surface. In this context, a substantially uniform oxygen concentration shall mean a variance in the oxygen concentration of no more than about 50%, preferably no more than about 20%, and most preferably no more than about 10%.

Typically, oxygen precipitation heat-treatments do not result in a substantial amount of oxygen outdiffusion from the heat-treated wafer. As a result, the concentration of interstitial oxygen in the denuded zone at distances more than several microns from the wafer surface will not significantly change as a consequence of the precipitation heat-treatment. For example, if the denuded zone of the wafer consists of the region of the

wafer between the surface of the silicon and a distance, D₁ (which is at least about 10 micrometers) as measured from the front surface and toward the central plane, the oxygen concentration at a position within the denuded
5 zone which is at a distance from the silicon surface equal to one-half of D₁ will typically be at least about 75% of the peak concentration of the interstitial oxygen concentration anywhere in the denuded zone. For some oxygen precipitation heat-treatments, the interstitial
10 oxygen concentration at this position will be even greater, i.e., at least 85%, 90% or even 95% of the maximum oxygen concentration anywhere in the denuded zone.

In a second embodiment of the present invention, a
15 non-nitriding atmosphere is used instead of the nitriding atmosphere used in the heating (rapid thermal annealing) and cooling steps of the first embodiment. Suitable non-nitriding atmospheres include argon, helium, neon, carbon dioxide, and other such non-oxidizing, non-nitriding
20 elemental and compound gases, or mixtures of such gases. The non-nitriding atmosphere, like the nitriding atmosphere, may contain a relatively small partial pressure of oxygen, i.e., a partial pressure less than 0.01 atm. (10,000 ppma), more preferably less than 0.005
25 atm. (5,000 ppma), more preferably less than 0.002 atm. (2,000 ppma), and most preferably less than 0.001 atm. (1,000 ppma).

In a third embodiment of the present invention, step S₁ (the thermal oxidation step) is omitted and the
30 starting wafer has no more than a native oxide layer. When such a wafer is annealed in a nitrogen atmosphere, however, the effect differs from that which is observed when a wafer having an oxide layer which is greater in thickness than a native oxide layer ("enhanced oxide
35 layer") is annealed in nitrogen. When the wafer containing an enhanced oxide layer is annealed in a

nitrogen atmosphere, a substantially uniform increase in the vacancy concentration is achieved throughout the wafer nearly, if not immediately, upon reaching the annealing temperature; furthermore, the vacancy
5 concentration does not appear to significantly increase as a function of annealing time at a given annealing temperature. If the wafer lacks anything more than a native oxide layer and if the front and back surfaces of the wafer are annealed in nitrogen, however, the
10 resulting wafer will have a vacancy concentration (number density) profile which is generally "U-shaped" for a cross-section of the wafer; that is, a maximum concentration will occur at or within several micrometers of the front and back surfaces and a relatively constant
15 and lesser concentration will occur throughout the wafer bulk with the minimum concentration in the wafer bulk initially being approximately equal to the concentration which is obtained in wafers having an enhanced oxide layer. Furthermore, an increase in annealing time will
20 result in an increase in vacancy concentration in wafers lacking anything more than a native oxide layer.

Experimental evidence further suggests that this difference in behavior for wafers having no more than a native oxide layer and wafers having an enhanced oxide
25 layer can be avoided by including molecular oxygen or another oxidizing gas in the atmosphere. Stated another way, when wafers having no more than a native oxide are annealed in a nitrogen atmosphere containing a small partial pressure of oxygen, the wafer behaves the same as
30 wafers having an enhanced oxide layer. Without being bound to any theory, it appears that superficial oxide layers which are greater in thickness than a native oxide layer serve as a shield which inhibits nitridization of the silicon. This oxide layer may thus be present on the
35 starting wafer or formed, in situ, by growing an enhanced oxide layer during the annealing step.

In accordance with the present invention, therefore, the atmosphere during the rapid thermal annealing step preferably contains a partial pressure of at least about 0.0001 atm. (100 ppma), more preferably a partial 5 pressure of at least about 0.0002 atm. (200 ppma). For the reasons previously discussed, however, the partial pressure of oxygen preferably does not exceed 0.01 atm. (10,000 ppma), and is more preferably less than 0.005 atm. (5,000 ppma), still more preferably less than 0.002 10 atm. (2,000 ppma), and most preferably less than 0.001 atm. (1,000 ppma).

In other embodiments of the present invention, the front and back surfaces of the wafer may be exposed to different atmospheres, each of which may contain one or 15 more nitriding or non-nitriding gases. For example, the back surface of the wafer may be exposed to a nitriding atmosphere as the front surface is exposed to a non-nitriding atmosphere. Alternatively, multiple wafers (e.g., 2, 3 or more wafers) may be simultaneously 20 annealed while being stacked in face-to-face arrangement; when annealed in this manner, the faces which are in face-to-face contact are mechanically shielded from the atmosphere during the annealing. Alternatively, and depending upon the atmosphere employed during the rapid 25 thermal annealing step and the desired oxygen precipitation profile of the wafer, the oxide layer may be formed only upon the side of the wafer at which the denuded zone is desired, e.g., front surface 3 of the wafer (see Fig. 1).

The starting material for the process of the present invention may be a polished silicon wafer, or alternatively, a silicon wafer which has been lapped and etched but not polished. In addition, the wafer may have vacancy or self-interstitial point defects as the 30 predominant intrinsic point defect. For example, the wafer may be vacancy dominated from center to edge, self-

interstitial dominated from center to edge, or it may contain a central core of vacancy of dominated material surrounded by an axially symmetric ring of self-interstitial dominated material.

5 More particularly, referring now to Fig. 15, such wafers may be obtained from a single crystal silicon ingot 100, grown in accordance with the Czochralski method, comprising a central axis 120, a seed-cone 140, an end-cone 160 and a constant diameter portion 180
10 between the seed-cone and the end-cone. The constant diameter portion has a circumferential edge 200 and a radius 40 extending from the central axis 120 to the circumferential edge 200. In addition, the ingot may contain an axially symmetric region of self-interstitial
15 dominated material 60, which is substantially free of agglomerated intrinsic point defects, surrounding a generally cylindrical region of vacancy dominated material 80, a portion or all of which may also be substantially free of agglomerated intrinsic point
20 defects; alternatively, the self-interstitial dominated region 60 may extend from center to edge, or the vacancy dominated region 80 may extend from center to edge.

In one embodiment, an axially symmetric region 90 has a width, as measured along the radius 40 extending
25 from V/I boundary 20 to axis 120, which is at least about 15 mm in width, and preferably has a width which is at least about 7.5%, more preferably at least about 15%, still more preferably at least about 25%, and most preferably at least about 50% of the radius of the
30 constant diameter portion of the ingot. In a particularly preferred embodiment, axially symmetric region 90 includes axis 120 of the ingot, i.e., the axially symmetric region 90 and the generally cylindrical region 80 coincide. Stated another way, ingot 100
35 includes a generally cylindrical region of vacancy dominated material 80, at least a portion of which is

free of agglomerated defects. In addition, axially symmetric region 90 extends over a length of at least about 20%, preferably at least about 40%, more preferably at least about 60%, and still more preferably at least 5 about 80% of the length of the constant diameter portion of the ingot.

In another embodiment, such wafers may be obtained from a single crystal silicon ingot 100 comprising an axially symmetric region 60 which generally has a width 10 220, as measured from circumferential edge 200 radially inward toward central axis 120, of at least about 30%, and in some embodiments at least about 40%, at least about 60%, or even at least about 80% of the radius of the constant diameter portion of the ingot. In addition, 15 the axially symmetric region generally extends over a length 260 of at least about 20%, preferably at least about 40%, more preferably at least about 60%, and still more preferably at least about 80% of the length of the constant diameter portion of the ingot.

If an epitaxial layer is to be deposited upon an ideal precipitating wafer, the process of the present invention may be carried out either before or after the epitaxial deposition. If carried out before, it may be desirable to stabilize the oxygen precipitate nucleation 25 centers in the wafer after the process of the present invention and before the epitaxial deposition. If carried out after, it may be desirable to carry out the process of the present invention in the epitaxial reactor immediately after the epitaxial deposition, provided the 30 cooling rates required by the process of the present invention can be achieved.

The measurement of crystal lattice vacancies in single crystal silicon can be carried out by platinum diffusion analysis. In general, platinum is deposited on 35 the samples and diffused in a horizontal surface with the diffusion time and temperature preferably being selected

such that the Frank-Turnbull mechanism dominates the platinum diffusion, but which is sufficient to reach the steady-state of vacancy decoration by platinum atoms.

For wafers having vacancy concentrations which are

5 typical for the present invention, a diffusion time and temperature of 730 °C for 20 minutes may be used, although more accurate tracking appears to be attainable at a lesser temperature, e.g., about 680 °C. In addition, to minimize a possible influence by
10 silicidation processes, the platinum deposition method preferably results in a surface concentration of less than one monolayer. Platinum diffusion techniques are described elsewhere, for example, by Jacob et al., J. Appl. Phys., vol. 82, p. 182 (1997); Zimmermann and Ryssel, "The Modeling of Platinum Diffusion In Silicon Under Non-Equilibrium Conditions," J. Electrochemical Society, vol. 139, p. 256 (1992); Zimmermann, Goesele, Seilenthal and Eichiner, "Vacancy Concentration Wafer Mapping In Silicon," Journal of Crystal Growth, vol. 129, 20 p. 582 (1993); Zimmermann and Falster, "Investigation Of The Nucleation of Oxygen Precipitates in Czochralski Silicon At An Early Stage," Appl. Phys. Lett., vol. 60, p. 3250 (1992); and Zimmermann and Ryssel, Appl. Phys. A, vol. 55, p. 121 (1992).

25 Preparation of Single Crystal Silicon Containing an Axially Symmetric Region

Based upon experimental evidence to date, it appears that the type and initial concentration of intrinsic point defects is initially determined as the ingot cools 30 from the temperature of solidification (i.e., about 1410°C) to a temperature greater than 1300°C (i.e., at least about 1325 °C, at least about 1350 °C or even at least about 1375 °C). That is, the type and initial concentration of these defects are controlled by the 35 ratio v/G_0 , where v is the growth velocity and G_0 is the

average axial temperature gradient over this temperature range.

Referring to Fig. 11, for increasing values of v/G_0 , a transition from decreasingly self-interstitial dominated growth to increasingly vacancy dominated growth occurs near a critical value of v/G_0 which, based upon currently available information, appears to be about $2.1 \times 10^{-5} \text{ cm}^2/\text{sK}$, where G_0 is determined under conditions in which the axial temperature gradient is constant within the temperature range defined above. At this critical value, the concentrations of these intrinsic point defects are at equilibrium.

As the value of v/G_0 exceeds the critical value, the concentration of vacancies increases. Likewise, as the value of v/G_0 falls below the critical value, the concentration of self-interstitials increases. If these concentrations reach a level of critical supersaturation in the system, and if the mobility of the point defects is sufficiently high, a reaction, or an agglomeration event, will likely occur. Agglomerated intrinsic point defects in silicon can severely impact the yield potential of the material in the production of complex and highly integrated circuits.

In accordance with the present invention, it has been discovered that the reactions in which vacancies within the silicon matrix react to produce agglomerated vacancy defects and in which self-interstitials within the silicon matrix react to produce agglomerated interstitial defects can be suppressed. Without being bound to any particular theory, it is believed that the concentration of vacancies and self-interstitials is controlled during the growth and cooling of the crystal ingot in the process of the present invention, such that the change in free energy of the system never exceeds a critical value at which the agglomeration reactions

spontaneously occur to produce agglomerated vacancy or interstitial defects.

In general, the change in system free energy available to drive the reaction in which agglomerated 5 vacancy defects are formed from vacancy point defects or agglomerated interstitial defects are formed from self-interstitial atoms in single crystal silicon is governed by Equation (1):

$$10 \quad \Delta G_{v/I} = kT \ln \left(\frac{[V/I]}{[V/I]^{eq}} \right) \quad (1)$$

wherein

$\Delta G_{v/I}$ is the change in free energy for the reaction which forms agglomerated vacancy defects or 15 the reaction which forms the interstitial defects, as applicable,

k is the Boltzmann constant,

T is the temperature in K,

20 [V/I] is the concentration of vacancies or interstitials, as applicable, at a point in space and time in the single crystal silicon, and

25 [V/I]^{eq} is the equilibrium concentration of vacancies or interstitials, as applicable, at the same point in space and time at which [V/I] occurs and at the temperature, T.

According to this equation, for a given concentration of 30 vacancies, [V], a decrease in the temperature, T, generally results in an increase in ΔG_v due to a sharp decrease in $[V]^{eq}$ with temperature. Similarly, for a given concentration of interstitials, [I], a decrease in the temperature, T, generally results in an increase in ΔG_I due to a sharp decrease in $[I]^{eq}$ with temperature.

Fig. 12 schematically illustrates the change in ΔG_I and the concentration of silicon self-interstitials for

an ingot which is cooled from the temperature of solidification without simultaneously employing some means for suppression of the concentration of silicon self-interstitials. As the ingot cools, ΔG_I increases according to Equation (1), due to the increasing supersaturation of [I], and the energy barrier for the formation of agglomerated interstitial defects is approached. As cooling continues, this energy barrier is eventually exceeded, at which point a reaction occurs.

This reaction results in the formation of agglomerated interstitial defects and the concomitant decrease in ΔG_I as the supersaturated system is relaxed, i.e., as the concentration of [I] decreases.

Similarly, as an ingot is cooled from the temperature of solidification without simultaneously employing some means for suppression of the concentration of vacancies, ΔG_V increases according to Equation (1), due to the increasing supersaturation of [V], and the energy barrier for the formation of agglomerated vacancy defects is approached. As cooling continues, this energy barrier is eventually exceeded, at which point a reaction occurs. This reaction results in the formation of agglomerated vacancy defects and the concomitant decrease in ΔG_V as the supersaturated system is relaxed.

The agglomeration of vacancies and interstitials can be avoided in regions of vacancy and interstitial dominated material, respectively, as the ingot cools from the temperature of solidification by maintaining the free energy of the vacancy system and the interstitial system at values which are less than those at which agglomeration reactions occur. In other words, the system can be controlled so as to never become critically supersaturated in vacancies or interstitials. This can be achieved by establishing initial concentrations of vacancies and interstitials (controlled by $v/G_0(r)$ as hereinafter defined) which are sufficiently low such that

critical supersaturation is never achieved. In practice, however, such concentrations are difficult to achieve across an entire crystal radius and, in general, therefore, critical supersaturation may be avoided by 5 suppressing the initial vacancy concentration and the initial interstitial concentration subsequent to crystal solidification, i.e., subsequent to establishing the initial concentration determined by $v/G_0(r)$.

Surprisingly, it has been found that due to the 10 relatively large mobility of self-interstitials, which is generally about 10^{-4} cm²/second, and to a lesser extent, to the mobility of vacancies, it is possible to effect the suppression of interstitials and vacancies over relatively large distances, i.e. distances of about 5 cm 15 to about 10 cm or more, by the radial diffusion of self-interstitials to sinks located at the crystal surface or to vacancy dominated regions located within the crystal. Radial diffusion can be effectively used to suppress the concentration of self-interstitials and vacancies, 20 provided sufficient time is allowed for the radial diffusion of the initial concentration of intrinsic point defects. In general, the diffusion time will depend upon the radial variation in the initial concentration of self-interstitials and vacancies, with lesser radial 25 variations requiring shorter diffusion times.

Typically, the average axial temperature gradient, G_0 , increases as a function of increasing radius for 30 single crystal silicon, which is grown according to the Czochralski method. This means that the value of v/G_0 is typically not singular across the radius of an ingot. As a result of this variation, the type and initial 35 concentration of intrinsic point defects is not constant. If the critical value of v/G_0 , denoted in Figs. 13 and 14 as the V/I boundary 20, is reached at some point along the radius 40 of the ingot, the material will switch from being vacancy dominated to self-interstitial dominated.

In addition, the ingot will contain an axially symmetric region of self-interstitial dominated material 60 (in which the initial concentration of silicon self-interstitial atoms increases as a function of increasing radius), surrounding a generally cylindrical region of vacancy dominated material 80 (in which the initial concentration of vacancies decreases as a function of increasing radius).

As an ingot containing a V/I boundary is cooled from the temperature of solidification, radial diffusion of interstitial atoms and vacancies causes a radially inward shift in the V/I boundary due to a recombination of self-interstitials with vacancies. In addition, radial diffusion of self-interstitials to the surface of the crystal will occur as the crystal cools. The surface of the crystal is capable of maintaining near equilibrium point defect concentrations as the crystal cools. Radial diffusion of point defects will tend to reduce the self-interstitial concentration outside the V/I boundary and the vacancy concentration inside the V/I boundary. If enough time is allowed for diffusion, therefore, the concentration of vacancy and interstitials everywhere may be such that ΔG_v and ΔG_I will be less than the critical values at which the vacancy agglomeration reaction and the interstitial agglomeration reactions occur.

Referring again to Fig. 15, the crystal growth conditions, including growth velocity, v , the average axial temperature gradient, G_0 , and the cooling rate are preferably controlled to cause the formation of a single crystal silicon ingot 100, as previously described. Preferably, these conditions are controlled to cause the formation of an axially symmetric region of interstitial dominated material 60 and a generally cylindrical region of vacancy dominated material 80, which may or may not contain an axially symmetric region of agglomerated intrinsic point defect-free material 90. When present,

the axially symmetric region 90 has a width which may vary, as previously discussed; likewise, when present, the axially symmetric region 60 also has a width which may vary, as previously discussed.

5 The width of axially symmetric regions 60 and 90 may have some variation along the length of the central axis 120. For an axially symmetric region of a given length, therefore, the width 220 of axially symmetric region 60 is determined by measuring the distance from the
10 circumferential edge 200 of the ingot 100 radially toward a point which is farthest from the central axis. In other words, the width is measured such that the minimum distance within the given length of the axially symmetric region 60 is determined. Similarly, the width of axially
15 symmetric region 90 is determined by measuring the distance from the V/I boundary 20 radially toward a point which is farthest from the central axis 120. In other words, the width is measured such that the minimum distance within the given length of the axially symmetric
20 region 90 is determined.

 The growth velocity, v , and the average axial temperature gradient, G_0 , (as previously defined) are typically controlled such that the ratio v/G_0 ranges in value from about 0.5 to about 2.5 times the critical
25 value of v/G_0 (i.e., about 1×10^{-5} cm²/sK to about 5×10^{-5} cm²/sK based upon currently available information for the critical value of v/G_0). Preferably, the ratio v/G_0 will range in value from about 0.6 to about 1.5 times the critical value of v/G_0 (i.e., about 1.3×10^{-5} cm²/sK to
30 about 3×10^{-5} cm²/sK based upon currently available information for the critical value of v/G_0). Most preferably, the ratio v/G_0 will range in value from about 0.75 to about 1.25 times the critical value of v/G_0 (i.e., about 1.6×10^{-5} cm²/sK to about 2.1×10^{-5} cm²/sK based upon
35 currently available information for the critical value of v/G_0). In one particularly preferred embodiment, v/G_0

within the axially symmetric region 80 has a value falling between the critical value of v/G_0 and 1.1 times the critical value of v/G_0 . In another particularly preferred embodiment, v/G_0 within the axially symmetric region 60 has a value falling between about 0.75 times the critical value of v/G_0 and the critical value of v/G_0 .

To maximize the width of the axially symmetric regions 60 or 90, it is preferred that the ingot be cooled from the solidification temperature to a temperature in excess of about 1050 °C over a period of (i) at least about 5 hours, preferably at least about 10 hours, and more preferably at least about 15 hours for 150 mm nominal diameter silicon crystals, (ii) at least about 5 hours, preferably at least about 10 hours, more preferably at least about 20 hours, still more preferably at least about 25 hours, and most preferably at least about 30 hours for 200 mm nominal diameter silicon crystals, and (iii) at least about 20 hours, preferably at least about 40 hours, more preferably at least about 60 hours, and most preferably at least about 75 hours for silicon crystals having a nominal diameter greater than 200 mm. Control of the cooling rate can be achieved by using any means currently known in the art for minimizing heat transfer, including the use of insulators, heaters, radiation shields, and magnetic fields.

Control of the average axial temperature gradient, G_0 , may be achieved through the design of the "hot zone" of the crystal puller, i.e. the graphite (or other materials) that makes up the heater, insulation, heat and radiation shields, among other things. Although the design particulars may vary depending upon the make and model of the crystal puller, in general, G_0 may be controlled using any of the means currently known in the art for controlling heat transfer at the melt/solid interface, including reflectors, radiation shields, purge tubes, light pipes, and heaters. In general, radial

variations in G_0 are minimized by positioning such an apparatus within about one crystal diameter above the melt/solid interface. G_0 can be controlled further by adjusting the position of the apparatus relative to the 5 melt and crystal. This is accomplished either by adjusting the position of the apparatus in the hot zone, or by adjusting the position of the melt surface in the hot zone. In addition, when a heater is employed, G_0 may be further controlled by adjusting the power supplied to 10 the heater. Any, or all, of these methods can be used during a batch Czochralski process in which melt volume is depleted during the process.

It is generally preferred for some embodiments of the present invention that the average axial temperature 15 gradient, G_0 , be relatively constant as a function of diameter of the ingot. However, it should be noted that as improvements in hot zone design allow for variations in G_0 to be minimized, mechanical issues associated with maintaining a constant growth rate become an increasingly 20 important factor. This is because the growth process becomes much more sensitive to any variation in the pull rate, which in turn directly effects the growth rate, v . In terms of process control, this means that it is favorable to have values for G_0 which differ over the 25 radius of the ingot. Significant differences in the value of G_0 , however, can result in a large concentration of self-interstitials generally increasing toward the wafer edge and, thereby, increase the difficultly in avoiding the formation of agglomerated intrinsic point 30 defects.

In view of the foregoing, the control of G_0 involves a balance between minimizing radial variations in G_0 and maintaining favorable process control conditions. Typically, therefore, the pull rate after about one 35 diameter of the crystal length will range from about 0.2 mm/minute to about 0.8 mm/minute. Preferably, the pull

rate will range from about 0.25 mm/minute to about 0.6 mm/minute and, more preferably, from about 0.3 mm/minute to about 0.5 mm/minute. It is to be noted that the pull rate is dependent upon both the crystal diameter and
5 crystal puller design. The stated ranges are typical for 200 mm diameter crystals. In general, the pull rate will decrease as the crystal diameter increases. However, the crystal puller may be designed to allow pull rates in excess of those stated here. As a result, most
10 preferably the crystal puller will be designed to enable the pull rate to be as fast as possible while still allowing for the formation of an axially symmetric region or regions in accordance with the present invention.

The amount of self-interstitial diffusion is
15 controlled by controlling the cooling rate as the ingot is cooled from the solidification temperature (about 1410°C) to the temperature at which silicon self-interstitials become immobile, for commercially practical purposes. Silicon self-interstitials appear to be
20 extremely mobile at temperatures near the solidification temperature of silicon, i.e. about 1410°C. This mobility, however, decreases as the temperature of the single crystal silicon ingot decreases. Generally, the diffusion rate of self-interstitials slows such a
25 considerable degree that they are essentially immobile for commercially practical time periods at temperatures less than about 700°C, and perhaps at temperatures as great as 800°C, 900°C, 1000°C, or even 1050°C.

It is to be noted in this regard that, although the
30 temperature at which a self-interstitial agglomeration reaction occurs may in theory vary over a wide range of temperatures, as a practical matter this range appears to be relatively narrow for conventional, Czochralski grown silicon. This is a consequence of the relatively narrow
35 range of initial self-interstitial concentrations which are typically obtained in silicon grown according to the

Czochralski method. In general, therefore, a self-interstitial agglomeration reaction may occur, if at all, at temperatures within the range of about 1100°C to about 800°C, and typically at a temperature of about 1050°C.

5 Within the range of temperatures at which self-interstitials appear to be mobile, and depending upon the temperature in the hot zone, the cooling rate will typically range from about 0.1 °C/minute to about 3 °C/minute. Preferably, the cooling rate will range
10 from about 0.1 °C/minute to about 1.5 °C/minute, more preferably from about 0.1 °C/minute to about 1 °C/minute, and still more preferably from about 0.1 °C/minute to about 0.5 °C/minute.

By controlling the cooling rate of the ingot within
15 a range of temperatures in which self-interstitials appear to be mobile, the self-interstitials may be given more time to diffuse to sinks located at the crystal surface, or to vacancy dominated regions, where they may be annihilated. The concentration of such interstitials
20 may therefore be suppressed, which act to prevent an agglomeration event from occurring. Utilizing the diffusivity of interstitials by controlling the cooling rate acts to relax the otherwise stringent v/G_0 requirements that may be required in order to obtain an
25 axially symmetric region free of agglomerated defects. Stated another way, as a result of the fact that the cooling rate may be controlled in order to allow interstitials more time to diffuse, a large range of v/G_0 values, relative to the critical value, are acceptable
30 for purposes of obtaining an axially symmetric region free of agglomerated defects.

To achieve such cooling rates over appreciable lengths of the constant diameter portion of the crystal, consideration must also be given to the growth process of
35 the end-cone of the ingot, as well as the treatment of the ingot once end-cone growth is complete. Typically,

upon completion of the growth of the constant diameter portion of the ingot, the pull rate will be increased in order to begin the tapering necessary to form the end-cone. However, such an increase in pull rate will result
5 in the lower segment of the constant diameter portion cooling more quickly within the temperature range in which interstitials are sufficiently mobile, as discussed above. As a result, these interstitials may not have sufficient time to diffuse to sinks to be annihilated;
10 that is, the concentration in this lower segment may not be suppressed to a sufficient degree and agglomeration of interstitial defects may result.

In order to prevent the formation of such defects from occurring in this lower segment of the ingot, it is
15 therefore preferred that constant diameter portion of the ingot have a uniform thermal history in accordance with the Czochralski method. A uniform thermal history may be achieved by pulling the ingot from the silicon melt at a relatively constant rate during the growth of not only
20 the constant diameter portion, but also during the growth of the end-cone of the crystal and possibly subsequent to growth of the end-cone. The relatively constant rate may be achieved, for example, by (i) reducing the rates of rotation of the crucible and crystal during the growth of
25 the end-cone relative to the crucible and crystal rotation rates during the growth of the constant diameter portion of the crystal, and/or (ii) increasing the power supplied to the heater used to heat the silicon melt during the growth of the end-cone relative to the power
30 conventionally supplied during end-cone growth. These additional adjustments of the process variables may occur either individually or in combination.

When the growth of the end-cone is initiated, a pull rate for the end-cone is established such that, any
35 segment of the constant diameter portion of the ingot which remains at a temperature in excess of about 1050 °C

experiences the same thermal history as other segment(s) of the constant diameter portion of the ingot which contain an axially symmetric region free of agglomerated intrinsic point defects which have already cooled to a 5 temperature of less than about 1050 °C.

As previously noted, a minimum radius of the vacancy dominated region exists for which the suppression of agglomerated interstitial defects may be achieved. The value of the minimum radius depends on $v/G_0(r)$ and the 10 cooling rate. As crystal puller and hot zone designs will vary, the ranges presented above for $v/G_0(r)$, pull rate, and cooling rate will also vary. Likewise these conditions may vary along the length of a growing crystal. Also as noted above, the width of the 15 interstitial dominated region free of agglomerated interstitial defects is preferably maximized. Thus, it is desirable to maintain the width of this region to a value which is as close as possible to, without exceeding, the difference between the crystal radius and the minimum radius of the vacancy dominated region along 20 the length of the growing crystal in a given crystal puller.

The optimum width of axially symmetric regions 60 and 90 and the required optimal crystal pulling rate profile for a given crystal puller hot zone design may be 25 determined empirically. Generally speaking, this empirical approach involves first obtaining readily available data on the axial temperature profile for an ingot grown in a particular crystal puller, as well as 30 the radial variations in the average axial temperature gradient for an ingot grown in the same puller. Collectively, this data is used to pull one or more single crystal silicon ingots, which are then analyzed for the presence of agglomerated interstitial defects. 35 In this way, an optimum pull rate profile can be determined.

Fig. 16 is an image produced by a scan of the minority carrier lifetime of an axial cut of a section of a 200 mm diameter ingot following a series of oxygen precipitation heat-treatments which reveal defect

5 distribution patterns. It depicts an example in which a near-optimum pull rate profile is employed for a given crystal puller hot zone design. In this example, a transition occurs from a $v/G_0(r)$ at which the maximum width of the interstitial dominated region is exceeded
10 10 (resulting in the generation of regions of agglomerated interstitial defects 280) to an optimum $v/G_0(r)$ at which the axially symmetric region has the maximum width.

In addition to the radial variations in v/G_0 , resulting from an increase in G_0 over the radius of the
15 15 ingot, v/G_0 may also vary axially as a result of a change in v , or as a result of natural variations in G_0 due to the Czochralski process. For a standard Czochralski process, v is altered as the pull rate is adjusted throughout the growth cycle, in order to maintain the
20 20 ingot at a constant diameter. These adjustments, or changes, in the pull rate in turn cause v/G_0 to vary over the length of the constant diameter portion of the ingot. In accordance with the process of the present invention, the pull rate is therefore controlled in order to
25 25 maximize the width of the axially symmetric region of the ingot. As a result, however, variations in the radius of the ingot may occur. In order to ensure that the resulting ingot has a constant diameter, the ingot is therefore preferably grown to a diameter larger than that
30 30 which is desired. The ingot is then subjected to processes standard in the art to remove excess material from the surface, thus ensuring that an ingot having a constant diameter portion is obtained.

In general, it is easier to make vacancy dominated
35 35 material free of agglomerated defects when radial variation of the axial temperature gradient, $G_0(r)$, is

minimized. Referring to Fig. 35, axial temperature profile for four separate hot zone configurations are illustrated. Fig. 34 presents the variation in the axial temperature gradient, $G_0(r)$, from the center of the crystal to one-half of the crystal radius, determined by averaging the gradient from the solidification temperature to the temperature indicated on the x-axis. When crystals were pulled in hot zones designated as Ver. 1 and Ver. 4 which have larger radial variation in $G_0(r)$, it was not possible to obtain crystals having vacancy dominated material from center to edge of any axial length which was free of agglomerated defects. When crystals were pulled in hot zones designated as Ver. 2 and Ver. 3 which have lesser radial variation in $G_0(r)$, however, it was possible to obtain crystals having vacancy dominated material from center to edge which was free of agglomerated defects for some axial length of the crystal.

In one embodiment of the process of the present invention, the initial concentration of silicon self-interstitial atoms is controlled in the axially symmetric, self-interstitial dominated region 60 of ingot 100. Referring again to Fig. 10, in general, the initial concentration of silicon self-interstitial atoms is controlled by controlling the crystal growth velocity, v , and the average axial temperature gradient, G_0 , such that the value of the ratio v/G_0 is relatively near the critical value of this ratio, at which the V/I boundary occurs. In addition, the average axial temperature gradient, G_0 , can be established such that the variation of G_0 , i.e. $G_0(r)$, (and thus, $v/G_0(r)$) as a function of the ingot radius is also controlled.

In another embodiment of the present invention, v/G_0 is controlled such that no V/I boundary exists along the radius for at least a portion of the length of the ingot.

In this length, the silicon is vacancy dominated from center to circumferential edge and agglomerated vacancy defects are avoided in an axially symmetric region extending radially inward from the circumferential edge 5 of the ingot principally by controlling v/G_0 . That is, the growth conditions are controlled so that v/G_0 has a value falling between the critical value of v/G_0 and 1.1 times the critical value of v/G_0 .

Visual Detection of Agglomerated Defects

10 Agglomerated defects may be detected by a number of different techniques. For example, flow pattern defects, or D-defects, are typically detected by preferentially etching the single crystal silicon sample in a Secco etch solution for about 30 minutes, and then subjecting the 15 sample to microscopic inspection. (see, e.g., H. Yamagishi et al., Semicond. Sci. Technol. 7, A135 (1992)). Although standard for the detection of agglomerated vacancy defects, this process may also be used to detect agglomerated interstitial defects. When 20 this technique is used, such defects appear as large pits on the surface of the sample when present.

Agglomerated defects may also be detected using laser scattering techniques, such as laser scattering tomography, which typically have a lower defect density 25 detection limit than other etching techniques.

Additionally, agglomerated intrinsic point defects may be visually detected by decorating these defects with a metal capable of diffusing into the single crystal silicon matrix upon the application of heat.

30 Specifically, single crystal silicon samples, such as wafers, slugs or slabs, may be visually inspected for the presence of such defects by first coating a surface of the sample with a composition containing a metal capable of decorating these defects, such as a concentrated 35 solution of copper nitrate. The coated sample is then

Definitions

As used herein, the following phrases or terms shall have the given meanings: "agglomerated intrinsic point defects" mean defects caused (i) by the reaction in which vacancies agglomerate to produce D-defects, flow pattern defects, gate oxide integrity defects, crystal originated particle defects, crystal originated light point defects, and other such vacancy related defects, or (ii) by the reaction in which self-interstitials agglomerate to produce dislocation loops and networks, and other such self-interstitial related defects; "agglomerated interstitial defects" shall mean agglomerated intrinsic point defects caused by the reaction in which silicon self-interstitial atoms agglomerate; "agglomerated vacancy defects" shall mean agglomerated vacancy point defects caused by the reaction in which crystal lattice vacancies agglomerate; "radius" means the distance measured from a central axis to a circumferential edge of a wafer or ingot; "substantially free of agglomerated intrinsic point defects" shall mean a concentration of agglomerated defects which is less than the detection limit of these defects, which is currently about 10^3 defects/cm³; "V/I boundary" means the position along the radius of an ingot or wafer at which the material changes from vacancy dominated to self-interstitial dominated; and "vacancy dominated" and "self-interstitial dominated" mean material in which the intrinsic point defects are predominantly vacancies or self-interstitials, respectively.

30

Examples

Examples 1 through 4 illustrate the ideal oxygen precipitation process of the present invention. Examples 5 through 11 illustrate the preparation of single crystal silicon containing an axially symmetric region of vacancy dominated material, self-interstitial dominated material,

or both, which is substantially free of agglomerated intrinsic point defects, as previously discussed. All of these Examples should therefore not be interpreted in a limiting sense.

5 IDEAL OXYGEN PRECIPITATION PROCESS

EXAMPLE 1

Silicon single crystals were pulled by the Czochralski method, sliced and polished to form silicon wafers. These wafers were then subjected to a surface 10 oxidation step (S_1), rapid thermal annealing step in nitrogen or argon (S_2), rapidly cooled (S_3), and subjected to an oxygen stabilization and growth step (S_4) under the conditions set forth in Table I. The initial oxygen concentration of the wafers (O_i) before steps $S_1 - S_4$, the 15 oxygen precipitate density in the bulk of the wafers after step S_4 (OPD), and the depth of the denuded zone after step S_4 (DZ) are also reported in Table I.

TABLE I

Sample	4-7	4-8	3-14
S ₁	15 min at 1,000°C in N ₂ + ~1% O ₂	15 min at 1,000°C in N ₂ + ~1% O ₂	none
S ₂	35 seconds at 1250°C in N ₂	35 seconds at 1250°C in Ar	35 seconds at 1250°C in N ₂
5 S ₃	100°C/sec	100°C/sec	100°C/sec
S ₄	4 hr at 800°C + 16 hr at 1,000°C in N ₂	4 hr at 800°C + 16 hr at 1,000°C in N ₂	4 hr at 800°C + 16 hr at 1,000°C in N ₂
O ₁ (atoms/cm ³)	7x10 ¹⁷	6.67 x 10 ¹⁷	7.2x10 ¹⁷
10 OPD (atoms/cm ³)	1x10 ¹⁰	4.4x10 ⁹	1.69x10 ¹⁰
DZ (depth in μm)	70	95	0

Figures 2, 3, and 4 show cross-sections of the resulting wafers (these figures are enlargements of photographs taken at a magnification of 200X); sample 4-7 is shown in Fig. 2, sample 4-8 is shown in Fig. 3, and sample 3-14 is shown in Fig. 4.

In addition, the concentration of crystal lattice vacancies in the sample 4-7 was mapped using a platinum diffusion technique. A plot of platinum concentration versus depth from the surface of the wafer (a depth of 0 micrometers corresponding to the front side of the wafer) appears in Fig. 5.

EXAMPLE 2

To demonstrate that the process of the present invention is relatively independent of oxygen concentration for Czochralski-grown silicon wafers, three wafers having different oxygen concentrations were subjected to the same series of steps described in Example 1. The conditions for each of these steps, the initial oxygen concentration of the wafers (O_i) before steps S_1 - S_4 , the oxygen precipitate density (OPD) in the bulk of the wafers after step S_4 , and the depth of the denuded zone (DZ) after step S_4 as measured from the surface of the wafer are reported in Table II. Figures 6, 7, and 8 show cross-sections of the resulting wafers (these figures are enlargements of photographs taken at a magnification of 200X); sample 3-4 is shown in Fig. 6, sample 3-5 is shown in Fig. 7, and sample 3-6 is shown in Fig. 8.

TABLE II

Sample	3-4	3-5	3-6
S ₁	15 min at 1,000°C in N ₂ + ~1% O ₂	15 min at 1,000°C in N ₂ + ~1% O ₂	15 min at 1,000°C in N ₂ + ~1% O ₂
S ₂	35 seconds at 1250°C in N ₂	35 seconds at 1250°C in N ₂	35 seconds at 1250°C in N ₂
5	S ₃	125°C/sec	125°C/sec
S ₄	4 hr at 800°C + 16 hr at 1,000°C in N ₂	4 hr at 800°C + 16 hr at 1,000°C in N ₂	4 hr at 800°C + 16 hr at 1,000°C in N ₂
O ₁ (atoms/cm ³)	6x10 ¹⁷	7x10 ¹⁷	8x10 ¹⁷
10	OPD (atoms/cm ³)	4x10 ¹⁰	1x10 ¹⁰
DZ (depth in μm)	~40	~40	~40

EXAMPLE 3

15 To demonstrate that the process of the present invention was relatively independent of the conditions used for the oxygen precipitate stabilization and growth step (S₄), a wafer (sample 1-8) having the same initial oxygen concentration was subjected to the same series of steps described in Example 2 for sample 3-4 except that a proprietary, commercial 16 Mb DRAM process was used as the oxygen precipitate stabilization and growth step (S₄). Figure 9 shows a cross-section of the resulting wafer (this figure is an enlargement of a photograph taken at a magnification of 200X). After step S₄, samples 1-8 and 20 3-4 had comparable bulk oxygen precipitate densities

25

($7 \times 10^{10}/\text{cm}^3$ for sample 1-8 versus $4 \times 10^{10}/\text{cm}^3$ for sample 3-4) and comparable denuded zone depths (approximately 40 micrometers).

Example 4

5 This example illustrates the trend that may be observed in the density of bulk microdefects (BMD), i.e., the density of oxygen precipitants, and the depth of the denuded zone (DZ) resulting from an increase in the concentration of oxygen in the atmosphere during the
10 heat-treatment. Three different sets of wafers were subjected to rapid thermal annealing under varying process conditions. The wafers in Set A were annealed at 1200°C for 30 seconds under a nitrogen atmosphere; the wafers in Set B were annealed under the same conditions
15 for 20 seconds; and, the wafers in Set C were annealed at 1200°C for 30 seconds under an argon atmosphere. A pre-oxidation step was not performed on any of the wafers in the three sets in this Example.

20 As indicated by Table III, below, the oxygen partial pressure was increased for each wafer within a given Set. Once annealing was completed, the BMD density and DZ depth for each wafer was determined by means standard in the art. The results are present in Table III, below.

Table III

Wafer Set	Oxygen Partial Pressure	BMD Density (defects/cm ³)	DZ Depth (microns)
5	A 250 ppma	6.14x10 ⁹	70
	A 500 ppma	6.24x10 ⁹	80
	A 1000 ppma	2.97x10 ⁹	80
	A 2000 ppma	7.02x10 ⁸	100
	B 5000 ppma	2.99x10 ⁷	ND
10	A 1x10 ⁶ ppma	6.03x10 ⁶	ND
	B 500 ppma	2.59X10 ⁹	80
	B 1000 ppma	1.72X10 ⁹	100
	B 2000 ppma	9.15X10 ⁸	100
15	B 5000 ppma	2.65X10 ⁷	ND
	B 1x10 ⁶ ppma	2.17X10 ⁶	ND
	C 250 ppma	2.65x10 ⁹	90
	C 500 ppma	4.03x10 ⁹	70
20	C 1000 ppma	1.72x10 ⁹	140
	C 5000 ppma	1.69x10 ⁸	120
	ND = not determined		

The above data shows that as the partial pressure of oxygen in the atmosphere increases, the number density of bulk microdefects decreases. In addition, when the oxygen partial pressure reaches 10,000 ppma, the number density of bulk microdefects is indistinguishable from the number density of bulk microdefects which is observed in wafers which have been subjected to an oxygen precipitation heat-treatment without a prior rapid thermal annealing in accordance with the present invention.

Example 5Optimization Procedure For A Crystal
Puller Having A Pre-existing Hot Zone Design

A first 200 mm single crystal silicon ingot was
5 grown under conditions in which the pull rate was ramped
linearly from about 0.75 mm/min. to about 0.35 mm/min.
over the length of the crystal. Fig. 17 shows the pull
rate as a function of crystal length. Taking into
account the pre-established axial temperature profile of
10 a growing 200 mm ingot in the crystal puller and the pre-
established radial variations in the average axial
temperature gradient, G_0 , i.e., the axial temperature
gradient at the melt/solid interface, these pull rates
were selected to insure that ingot would be vacancy
15 dominated material from the center to the edge at one end
of the ingot and interstitial dominated material from the
center to the edge of the other end of the ingot. The
grown ingot was sliced longitudinally and analyzed to
determine where the formation of agglomerated
20 interstitial defects begins.

Fig. 18 is an image produced by a scan of the
minority carrier lifetime of an axial cut of the ingot
over a section ranging from about 635 mm to about 760 mm
from the shoulder of the ingot following a series of
25 oxygen precipitation heat-treatments which reveal defect
distribution patterns. At a crystal position of about
680 mm, a band of agglomerated interstitial defects 280
can be seen. This position corresponds to a critical
pull rate of $v^*(680 \text{ mm}) = 0.33 \text{ mm/min}$. At this point, the
30 width of the axially symmetric region 60 (a region which
is interstitial dominated material but which lacks
agglomerated interstitial defects) is at its maximum; the
width of the vacancy dominated region 80, $R_v^*(680)$ is
about 35 mm and the width of the axially symmetric
35 region, $R_i^*(680)$ is about 65 mm.

A series of four single crystal silicon ingots were then grown at steady state pull rates which were somewhat greater than and somewhat less than the pull rate at which the maximum width of the axially symmetric region of the first 200 mm ingot was obtained. Fig. 19 shows the pull rate as a function of crystal length for each of the four crystals, labeled, respectively, as 1-4. These four crystals were then analyzed to determine the axial position (and corresponding pull rate) at which 5 agglomerated interstitial defects first appear or disappear. These four empirically determined points (marked "") are shown in Fig. 19. Interpolation between and extrapolation from these points yielded a curve, 10 labeled $v^*(Z)$ in Fig. 19. This curve represents, to a first approximation, the pull rate for 200 mm crystals as 15 a function of length in the crystal puller at which the axially symmetric region is at its maximum width.

Growth of additional crystals at other pull rates and further analysis of these crystals would further 20 refine the empirical definition of $v^*(Z)$.

Example 6

Reduction of Radial Variation in $G_0(r)$

Figs. 20 and 21 illustrate the improvement in quality that can be achieved by reduction of the radial 25 variation in the axial temperature gradient at the melt/solid interface, $G_0(r)$. The initial concentration (about 1 cm from the melt/solid interface) of vacancies and interstitials are calculated for two cases with different $G_0(r)$: (1) $G_0(r) = 2.65 + 5 \times 10^{-4}r^2$ (K/mm) and (2) 30 $G_0(r) = 2.65 + 5 \times 10^{-5}r^2$ (K/mm). For each case the pull rate was adjusted such that the boundary between vacancy-rich silicon and interstitial-rich silicon is at a radius of 3 cm. The pull rate used for case 1 and 2 were 0.4 and 0.35 mm/min, respectively. From Fig. 21 it is clear 35 that the initial concentration of interstitials in the

interstitial-rich portion of the crystal is dramatically reduced as the radial variation in the initial axial temperature gradient is reduced. This leads to an improvement in the quality of the material since it becomes easier to avoid the formation of interstitial defect clusters due to supersaturation of interstitials.

Example 7

Increased Out-diffusion Time for Interstitials

Figs. 22 and 23 illustrate the improvement in quality that can be achieved by increasing the time for out-diffusion of interstitials. The concentration of interstitials is calculated for two cases with differing axial temperature profiles in the crystal, dT/dz . The axial temperature gradient at the melt/solid interface is the same for both cases, so that the initial concentration (about 1 cm from the melt/solid interface) of interstitials is the same for both cases. In this example, the pull rate was adjusted such that the entire crystal is interstitial-rich. The pull rate was the same for both cases, 0.32 mm/min. The longer time for interstitial out-diffusion in case 2 results in an overall reduction of the interstitial concentration. This leads to an improvement in the quality of the material since it becomes easier to avoid the formation of interstitial defect clusters due to supersaturation of interstitials.

Example 8

A 700 mm long, 150 mm diameter crystal was grown with a varying pull rate. The pull rate varied nearly linearly from about 1.2 mm/min at the shoulder to about 0.4 mm/min at 430 mm from the shoulder, and then nearly linearly back to about 0.65 mm/min at 700 mm from the shoulder. Under these conditions in this particular crystal puller, the entire radius is grown under

interstitial-rich conditions over the length of crystal ranging from about 320 mm to about 525 mm from the shoulder of the crystal. Referring to Fig. 24, at an axial position of about 525 mm and a pull rate of about 5 0.47 mm/min, the crystal is free of agglomerated intrinsic point defects clusters across the entire diameter. Stated another way, there is one small section of the crystal in which the width of the axially symmetric region, i.e., the region which is substantially 10 free of agglomerated defects, is equal to the radius of the ingot.

EXAMPLE 9

As described in Example 5, a series of single crystal silicon ingots were grown at varying pull rates 15 and then analyzed to determine the axial position (and corresponding pull rate) at which agglomerated interstitial defects first appeared or disappeared. Interpolation between and extrapolation from these points, plotted on a graph of pull rate v. axial 20 position, yielded a curve which represents, to a first approximation, the pull rate for a 200 mm crystal as a function of length in the crystal puller at which the axially symmetric region is at its maximum width. Additional crystals were then grown at other pull rates 25 and further analysis of these crystals was used to refine this empirically determined optimum pull rate profile.

Using this data and following this optimum pull rate profile, a crystal of about 1000 mm in length and about 200 mm in diameter was grown. Slices of the grown 30 crystal, obtained from various axial position, were then analyzed using oxygen precipitation methods standard in the art in order to (i) determine if agglomerated interstitial defects were formed, and (ii) determine, as a function of the radius of the slice, the position of 35 the V/I boundary. In this way the presence of an axially

precipitation heat treatments, consecutive segments of the ingot, ranging in axial position from about 100 mm to about 250 mm and about 250 mm to about 400 mm are present. It can be seen from these figures that a region 5 exists within the ingot, ranging in axial position from about 170 mm to about 290 mm from the shoulder, which is free of agglomerated intrinsic point defects across the entire diameter. Stated another way, a region is present within the ingot wherein the width of the axially 10 symmetric region, i.e., the region which is substantially free of agglomerated interstitial defects, is about equal to the radius of the ingot.

In addition, in a region ranging from an axially 15 position from about 125 mm to about 170 mm and from about 290 mm to greater than 400 mm there are axially symmetric regions of interstitial dominated material free of agglomerated intrinsic point defects surrounding a generally cylindrical core of vacancy dominated material which is also free of agglomerated intrinsic point 20 defects.

Finally, in a region ranging from an axially 25 position from about 100 mm to about 125 mm there is an axially symmetric region of interstitial dominated material free of agglomerated defects surrounding a generally cylindrical core of vacancy dominated material. Within the vacancy dominated material, there is an axially symmetric region which is free of agglomerated defects surrounding a core containing agglomerated 30 vacancy defects.

30

Example 11

Cooling Rate and Position of V/I Boundary

A series of single crystal silicon ingots (150 mm and 200 mm nominal diameter), were grown in accordance 35 with the Czochralski method using different hot zone configurations, designed by means common in the art,

which affected the residence time of the silicon at temperatures in excess of about 1050°C. The pull rate profile for each ingot was varied along the length of the ingot in an attempt to create a transition from a region 5 of agglomerated vacancy point defects to a region of agglomerated interstitial point defects.

Once grown, the ingots were cut longitudinally along the central axis running parallel to the direction of growth, and then further divided into sections which were 10 each about 2 mm in thickness. Using the copper decoration technique previously described, one set of such longitudinal sections was then heated and intentionally contaminated with copper, the heating conditions being appropriate for the dissolution of a 15 high concentration of copper interstitials. Following this heat treatment, the samples were then rapidly cooled, during which time the copper impurities either outdiffused or precipitated at sites where oxide clusters or agglomerated interstitial defects were present. 20 After a standard defect delineating etch, the samples were visually inspected for the presence of precipitated impurities; those regions which were free of such precipitated impurities corresponded to regions which were free of agglomerated interstitial defects.

Another set of the longitudinal sections was 25 subjected to a series of oxygen precipitation heat treatments in order to cause the nucleation and growth of new oxide clusters prior to carrier lifetime mapping. Contrast bands in lifetime mapping were utilized in order 30 to determine and measure the shape of the instantaneous melt/solid interface at various axial positions in each ingot. Information on the shape of the melt/solid interface was then used, as discussed further below, to estimate the absolute value of, and the radial variation 35 in, the average axial temperature gradient, G_0 . This /

information was also used, in conjunction with the pull rate, to estimate the radial variation in v/G_0 .

To more closely examine the effect growth conditions have on the resulting quality of a single crystal silicon
5 ingot, several assumptions were made which, based on experimental evidence available to-date, are believed to be justified. First, in order to simplify the treatment of thermal history in terms of the time taken to cool to a temperature at which the agglomeration of interstitial
10 defects occurs, it was assumed that about 1050°C is a reasonable approximation for the temperature at which the agglomeration of silicon self-interstitials occurs. This temperature appears to coincide with changes in agglomerated interstitial defect density observed during
15 experiments in which different cooling rates were employed. Although, as noted above, whether agglomeration occurs is also a factor of the concentration of interstitials, it is believed that agglomeration will not occur at temperatures above about
20 1050°C because, given the range of interstitial concentrations typical for Czochralski-type growth processes, it is reasonable to assume that the system will not become critically supersaturated with interstitials above this temperature. Stated another
25 way, for concentrations of interstitials which are typical for Czochralski-type growth processes, it is reasonable to assume that the system will not become critically supersaturated, and therefore an agglomeration event will not occur, above a temperature of about
30 1050°C.

The second assumption that was made to parameterize the effect of growth conditions on the quality of single crystal silicon is that the temperature dependence of silicon self-interstitial diffusivity is negligible.
35 Stated another way, it is assumed that self-interstitials diffuse at the same rate at all temperatures between

about 1400°C and about 1050°C. Understanding that about 1050°C is considered a reasonable approximation for the temperature of agglomeration, the essential point of this assumption is that the details of the cooling curve from 5 the melting point does not matter. The diffusion distance depends only on the total time spent cooling from the melting point to about 1050°C.

Using the axial temperature profile data for each hot zone design and the actual pull rate profile for a 10 particular ingot, the total cooling time from about 1400°C to about 1050°C may be calculated. It should be noted that the rate at which the temperature changes for each of the hot zones was reasonably uniform. This 15 uniformity means that any error in the selection of a temperature of nucleation for agglomerated interstitial defects, i.e. about 1050°C, will arguably lead only to scaled errors in the calculated cooling time.

In order to determine the radial extent of the 20 vacancy dominated region of the ingot ($R_{vacancy}$), or alternatively the width of the axially symmetric region, it was further assumed that the radius of the vacancy 25 dominated core, as determined by the lifetime map, is equivalent to the point at solidification where $v/G_0=v/G_0$ critical. Stated another way, the width of the axially symmetric region was generally assumed to be based on the 30 position of the V/I boundary after cooling to room temperature. This is pointed out because, as mentioned above, as the ingot cools recombination of vacancies and silicon self-interstitials may occur. When recombination 35 does occur, the actual position of the V/I boundary shifts inwardly toward the central axis of the ingot. It is this final position which is being referred to here.

To simplify the calculation of G_0 , the average axial 35 temperature gradient in the crystal at the time of solidification, the melt/solid interface shape was assumed to be the melting point isotherm. The crystal

surface temperatures were calculated using finite element modeling (FEA) techniques and the details of the hot zone design. The entire temperature field within the crystal, and therefore G_0 , was deduced by solving Laplace's
5 equation with the proper boundary conditions, namely, the melting point along the melt/solid interface and the FEA results for the surface temperature along the axis of the crystal. The results obtained at various axial positions from one of the ingots prepared and evaluated are
10 presented in Fig. 27.

To estimate the effect that radial variations in G_0 have on the initial interstitial concentration, a radial position R' , that is, a position halfway between the V/I boundary and the crystal surface, was assumed to be the
15 furthest point a silicon self-interstitial can be from a sink in the ingot, whether that sink be in the vacancy dominated region or on the crystal surface. By using the growth rate and the G_0 data for the above ingot, the difference between the calculated v/G_0 at the position R' and v/G_0 at the V/I boundary (i.e., the critical v/G_0 value)
20 provides an indication of the radial variation in the initial interstitial concentration, as well as the effect this has on the ability for excess interstitials to reach a sink on the crystal surface or in the vacancy
25 dominated region.

For this particular data set, it appears there is no systematic dependence of the quality of the crystal on the radial variation in v/G_0 . As can be seen in Fig. 28, the axial dependence in the ingot is minimal in this
30 sample. The growth conditions involved in this series of experiments represent a fairly narrow range in the radial variation of G_0 . As a result, this data set is too narrow to resolve a discernable dependence of the quality (i.e., the presence of absence of a band of agglomerated
35 intrinsic point defects) on the radial variation of G_0 .

As noted, samples of each ingot prepared were evaluated at various axial positions for the present or absence of agglomerated interstitial defects. For each axial position examined, a correlation may be made
5 between the quality of the sample and the width of the axially symmetric region. Referring now to Fig. 29, a graph may be prepared which compares the quality of the given sample to the time the sample, at that particular axial position, was allowed to cool from solidification
10 to about 1050°C. As expected, this graph shows the width of the axially symmetric region (i.e., $R_{\text{crystal}} - R_{\text{vacancy}}$) has a strong dependence on the cooling history of the sample within this particular temperature range. In order of the width of the axially symmetric region to increase, the
15 trend suggests that longer diffusion times, or slower cooling rates, are needed.

Based on the data present in this graph, a best fit line may be calculated which generally represents a transition in the quality of the silicon from "good"
20 (i.e., defect-free) to "bad" (i.e., containing defects), as a function of the cooling time allowed for a given ingot diameter within this particular temperature range. This general relationship between the width of the axially symmetric region and the cooling rate may be
25 expressed in terms of the following equation:

$$(R_{\text{crystal}} - R_{\text{transition}})^2 = D_{\text{eff}} * t_{1050^\circ\text{C}}$$

wherein

R_{crystal} is the radius of the ingot,

30 $R_{\text{transition}}$ is the radius of the axially symmetric region at an axial position in the sample where a transition occurs in the interstitial dominated material from being defect-free to containing defects, or vice versa,

35 D_{eff} is a constant, about $9.3 \times 10^{-4} \text{ cm}^2/\text{sec}$, which represents the average time and temperature of interstitial diffusivity, and

$t_{1050^\circ\text{C}}$ is the time required for the given axial position of the sample to cool from solidification to about 1050°C .

Referring again to Fig. 29, it can be seen that, for 5 a given ingot diameter, a cooling time may be estimated in order to obtain an axially symmetric region of a desired diameter. For example, for an ingot having a diameter of about 150 mm, an axially symmetric region having a width about equal to the radius of the ingot may 10 be obtained if, between the temperature range of about 1410°C and about 1050°C , this particular portion of the ingot is allowed to cool for about 10 to about 15 hours. Similarly, for an ingot having a diameter of about 200 mm, an axially symmetric region having a width about 15 equal to the radius of the ingot may be obtained if between this temperature range this particular portion of the ingot is allowed to cool for about 25 to about 35 hours. If this line is further extrapolated, cooling times of about 65 to about 75 hours may be needed in 20 order to obtain an axially symmetric region having a width about equal to the radius of an ingot having a diameter of about 300 mm. It is to be noted in this regard that, as the diameter of the ingot increases, additional cooling time is required due to the increase 25 in distance that interstitials must diffuse in order to reach sinks at the ingot surface or the vacancy core.

Referring now to Figs. 30, 31, 32 and 33, the effects of increased cooling time for various ingots may 30 be observed. Each of these figures depicts a portion of a ingot having a nominal diameter of 200 mm, with the cooling time from the temperature of solidification to 1050°C progressively increasing from Fig. 30 to Fig. 33.

Referring to Fig. 30, a portion of an ingot, ranging 35 in axial position from about 235 mm to about 350 mm from the shoulder, is shown. At an axial position of about

255 mm, the width of the axially symmetric region free of agglomerated interstitial defects is at a maximum, which is about 45% of the radius of the ingot. Beyond this position, a transition occurs from a region which is free 5 of such defects, to a region in which such defects are present.

Referring now to Fig. 31, a portion of an ingot, ranging in axial position from about 305 mm to about 460 mm from the shoulder, is shown. At an axial position of 10 about 360 mm, the width of the axially symmetric region free of agglomerated interstitial defects is at a maximum, which is about 65% of the radius of the ingot. Beyond this position, defect formation begins.

Referring now to Fig. 32, a portion of an ingot, 15 ranging in axial position from about 140 mm to about 275 mm from the shoulder, is shown. At an axial position of about 210 mm, the width of the axially symmetric region is about equal to the radius of the ingot; that is, a small portion of the ingot within this range is free of 20 agglomerated intrinsic point defects.

Referring now to Fig. 33, a portion of an ingot, ranging in axial position from about 600 mm to about 730 mm from the shoulder, is shown. Over an axial position ranging from about 640 mm to about 665 mm, the width of 25 the axially symmetric region is about equal to the radius of the ingot. In addition, the length of the ingot segment in which the width of the axially symmetric region is about equal to the radius of the ingot is greater than what is observed in connection with the 30 ingot of Fig. 32.

When viewed in combination, therefore, Figs. 30, 31, 35 32, and 33 demonstrate the effect of cooling time to 1050 °C upon the width and the length of the defect-free, axially symmetric region. In general, the regions containing agglomerated interstitial defects occurred as a result of a continued decrease of the crystal pull rate

leading to an initial interstitial concentration which was too large to reduce for the cooling time of that portion of the crystal. A greater length of the axially symmetric region means a larger range of pull rates
5 (i.e., initial interstitial concentration) are available for the growth of such defect-free material. Increasing the cooling time allows for initially higher concentration of interstitials, as sufficient time for radial diffusion may be achieved to suppress the
10 concentration below the critical concentration required for agglomeration of interstitial defects. Stated in other words, for longer cooling times, somewhat lower pull rates (and, therefore, higher initial interstitial concentrations) will still lead to the maximum axially
15 symmetric region 60. Therefore, longer cooling times lead to an increase in the allowable pull rate variation about the condition required for maximum axially symmetric region diameter and ease the restrictions on process control. As a result, the process for an axially
20 symmetric region over large lengths of the ingot becomes easier.

Referring again to Fig. 33, over an axial position ranging from about 665 mm to greater than 730 mm from the shoulder of crystal, a region of vacancy dominated
25 material free of agglomerated defects is present in which the width of the region is equal to the radius of the ingot.

As can be seen from the above data, by means of controlling the cooling rate, the concentration of self-interstitials may be suppressed by allowing more time for interstitials to diffuse to regions where they may be annihilated. As a result, the formation of agglomerated interstitial defects is prevented within significant portion of the single crystal silicon ingot.
30

35 In view of the above, it will be seen that the several objects of the invention are achieved.

As various changes could be made in the above compositions and processes without departing from the scope of the invention, it is intended that all matter contained in the above description be interpreted as 5 illustrative and not in a limiting sense.

We claim:

1. A single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back surfaces, a circumferential edge joining the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D_1 , of at least about 10 micrometers measured from the front surface and toward the central plane, and a bulk layer which comprises a second region of the wafer between the central plane and the first region, the wafer being characterized in that

the wafer has a non-uniform distribution of crystal lattice vacancies with the concentration of vacancies in the bulk layer being greater than the concentration of vacancies in the surface layer with the vacancies having a concentration profile in which the peak density of the vacancies is at or near the central plane with the concentration generally decreasing from the position of peak density in the direction of the front surface of the wafer; and,

the wafer has a first axially symmetric region in which vacancies are the predominant intrinsic point defect and which is substantially free of agglomerated intrinsic point defects, wherein the first axially symmetric region comprises a central axis or has a width of at least about 15 mm.

2. The wafer of claim 1 wherein the wafer has a second axially symmetric region in which silicon self-interstitial atoms are the predominant intrinsic point defect and which is substantially free of agglomerated silicon self-interstitial intrinsic point defects.

3. The wafer of claim 1 wherein the width of the first axially symmetric region is at least about 15% of the radius.

4. The wafer of claim 3 wherein the wafer additionally has a second axially symmetric region in which silicon self-interstitial atoms are the predominant intrinsic point defect and which is substantially free of 5 agglomerated silicon self-interstitial intrinsic point defects.

5. The wafer of claim 1 wherein the first axially symmetric region comprises the central axis.

6. A single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front 5 and back surfaces, a circumferential edge joining the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D_1 , of at least about 10 micrometers measured from the front surface and toward the central plane, and 10 a bulk layer which comprises a second region of the wafer between the central plane and the first region, the wafer being characterized in that

the wafer has a non-uniform distribution of crystal lattice vacancies with the concentration of vacancies in 15 the bulk layer being greater than the concentration of vacancies in the surface layer with the vacancies having a concentration profile in which the peak density of the vacancies is at or near the central plane with the concentration generally decreasing from the position of 20 peak density in the direction of the front surface of the wafer; and,

the wafer has an axially symmetric region which is substantially free of agglomerated intrinsic point defects, the axially symmetric region extending radially inwardly from the circumferential edge of the wafer and having a width, as measured from the circumferential edge radially toward a center axis, which is at least about 25 40% the length of a radius of the wafer.

7. The wafer as set forth in claim 6 wherein the axially symmetric region is generally annular in shape and the wafer additionally comprises a generally cylindrical region consisting of vacancy dominated 5 material which is radially inward of the annular region.

8. The wafer as set forth in claim 6 wherein the axially symmetric region has a width which is at least about 60% the length of the radius of the wafer.

9. The wafer as set forth in claim 8 wherein the axially symmetric region has a width which is at least about 80% the length of the radius of the wafer.

10. A single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the 5 front and back surfaces, a circumferential edge joining the front and back surfaces, a denuded zone which comprises the region of the wafer from the front surface to a distance, D_1 , of at least about 10 micrometers measured in the direction of the central plane and which 10 contains interstitial oxygen, the wafer being characterized in that

the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at

least about 75% of the maximum concentration of
15 interstitial oxygen in the denuded zone; and,
the wafer comprises a first axially symmetric region
in which vacancies are the predominant intrinsic point
defect and which is substantially free of agglomerated
intrinsic point defects, wherein the first axially
20 symmetric region comprises a central axis or has a width
of at least about 15 mm.

11. The wafer of claim 10 wherein the wafer
comprises a second axially symmetric region in which
silicon self-interstitial atoms are the predominant
intrinsic point defect and which is substantially free of
5 agglomerated silicon self-interstitial intrinsic point
defects.

12. The wafer of claim 10 wherein the width of the
first axially symmetric region is at least about 15% of
the radius.

13. The wafer of claim 12 wherein the wafer
additionally has a second axially symmetric region in
which silicon self-interstitial atoms are the predominant
intrinsic point defect and which is substantially free of
5 agglomerated silicon self-interstitial intrinsic point
defects.

14. The wafer of claim 10 wherein the first axially
symmetric region comprises the central axis.

15. A single crystal silicon wafer having two
major, generally parallel surfaces, one of which is the
front surface of the wafer and the other of which is the
back surface of the wafer, a central plane between the
5 front and back surfaces, a circumferential edge joining
the front and back surfaces, a denuded zone which

comprises the region of the wafer from the front surface to a distance, D_1 , of at least about 10 micrometers measured in the direction of the central plane and which 10 contains interstitial oxygen, the wafer being characterized in that

the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at least about 75% of the maximum concentration of 15 interstitial oxygen in the denuded zone; and,

the wafer comprises an axially symmetric region which is substantially free of agglomerated intrinsic point defects, the axially symmetric region extending radially inwardly from the circumferential edge of the 20 wafer and having a width, as measured from the circumferential edge radially toward a center axis, which is at least about 40% the length of a radius of the wafer.

16. The wafer as set forth in claim 15 wherein the axially symmetric region is generally annular in shape and the wafer additionally comprises a generally cylindrical region consisting of vacancy dominated 5 material which is radially inward of the annular region.

17. The wafer as set forth in claim 15 wherein the axially symmetric region has a width which is at least about 60% the length of the radius of the wafer.

18. The wafer as set forth in claim 17 wherein the axially symmetric region has a width which is at least about 80% the length of the radius of the wafer.

19. A single crystal silicon wafer comprising two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the

5 front and back surfaces, and a circumferential edge joining the front and back surfaces, a front surface layer consisting of the region of the wafer within a distance, D_2 , of no more than about 15 micrometers of the front surface and a bulk layer comprising the region of
10 the wafer between the central plane and the front surface layer, wherein the bulk layer has a substantially uniform oxygen concentration and a concentration of crystal lattice vacancies such that upon subjecting the wafer to an oxygen precipitation heat treatment consisting
15 essentially of annealing the wafer at 800° C for four hours and then at 1000° C for sixteen hours, the wafer will contain oxygen precipitates having a concentration profile in which the peak density of the precipitates in the bulk layer is at or near the central plane with the
20 concentration of the precipitates in the bulk layer generally decreasing in the direction of the front surface layer.

20. The wafer as set forth in claim 19, the wafer further comprising a first axially symmetric region in which vacancies are the predominant intrinsic point defect and which is substantially free of agglomerated
5 intrinsic point defects, wherein the first axially symmetric region comprises a central axis or has a width of at least about 15 mm.

21. The wafer as set forth in claim 19, the wafer further comprising an axially symmetric region which is substantially free of agglomerated intrinsic point defects, the axially symmetric region extending radially inwardly from the circumferential edge of the wafer and having a width, as measured from the circumferential edge radially toward a center axis, which is at least about 40% the length of a radius of the wafer.

22. A process for heat-treating a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method to influence the precipitation behavior of oxygen in the wafer in a
5 subsequent thermal processing step, the silicon wafer having a central axis, a front surface, a back surface, a central plane between the front and back surfaces, a circumferential edge joining the front and back surfaces, a radius extending from the central axis to the
10 circumferential edge of the wafer, a front surface layer which comprises the region of the wafer between the front surface and a distance, D, measured from the front surface and toward the central plane, a bulk layer which comprises the region of the wafer between the central
15 plane and front surface layer, and an axially symmetric region which is substantially free of agglomerated intrinsic point defects, the axially symmetric region extending radially inwardly from the circumferential edge of the wafer and having a width, as measured from the
20 circumferential edge radially toward the center axis, which is at least about 40% the length of a radius of the wafer, the process comprising the steps of:

subjecting the wafer to a heat-treatment to form crystal lattice vacancies in the front surface and bulk
25 layers, and

controlling the cooling rate of the heat-treated wafer to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing
30 in the direction of the front surface of the wafer and the difference in the concentration of vacancies in the front surface and bulk layers being such that a thermal treatment at a temperature in excess of 750 °C, is capable of forming in the wafer a denuded zone in the
35 front surface layer and oxygen clusters or precipitates in the bulk zone with the concentration of the oxygen

clusters or precipitates in the bulk layer being primarily dependant upon the concentration of vacancies.

23. A process for heat-treating a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method to influence the precipitation behavior of oxygen in the wafer in a
5 subsequent thermal processing step, the silicon wafer having a central axis, a front surface, a back surface, a central plane between the front and back surfaces, a circumferential edge joining the front and back surfaces, a radius extending from the central axis to the
10 circumferential edge of the wafer, a front surface layer which comprises the region of the wafer between the front surface and a distance, D, measured from the front surface and toward the central plane, a bulk layer which comprises the region of the wafer between the central
15 plane and front surface layer, and a first axially symmetric region in which vacancies are the predominant intrinsic point defect and which is substantially free of agglomerated vacancy intrinsic point defects, wherein the first axially symmetric region comprises the central axis
20 or has a width of at least about 15 mm, the process comprising the steps of:

subjecting the wafer to a heat-treatment to form crystal lattice vacancies in the front surface and bulk layers, and

25 controlling the cooling rate of the heat-treated wafer to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing in the direction of the front surface of the wafer and
30 the difference in the concentration of vacancies in the front surface and bulk layers being such that a thermal treatment at a temperature in excess of 750 °C, is capable of forming in the wafer a denuded zone in the

with the concentration generally decreasing in the direction of the front surface of the wafer.

25. A process for heat-treating a single crystal silicon wafer to influence the precipitation behavior of oxygen in the silicon, the wafer having a central axis, a front surface and a back surface which are generally perpendicular to the axis, a circumferential edge, a radius extending from the central axis to the circumferential edge of the wafer, and a first axially symmetric region in which vacancies are the predominant intrinsic point defect and which is substantially free of agglomerated vacancy intrinsic point defects, wherein the first axially symmetric region comprises the central axis or has a width of at least about 15 mm, the process comprising the steps of:


(a) subjecting the silicon to a first heat-treatment at a temperature of at least about 700 °C in an oxygen containing atmosphere to form a superficial silicon dioxide layer which is capable of serving as a sink for crystal lattice vacancies,

(b) subjecting the product of step (a) to a second heat-treatment at a temperature of at least about 1150 °C in an atmosphere having an essential absence of oxygen to form crystal lattice vacancies in the bulk of the silicon, and

(c) cooling the silicon from the temperature of said second heat treatment to a temperature, T_1 , of about 800 °C at a rate which allows some, but not all, of the crystal lattice vacancies to diffuse to the sink to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing in the direction of the front surface of the wafer.

1 / 32

FIG. 1



SUBSTITUTE SHEET (RULE 28)

3 / 32





FIG.3


4 / 32

FIG.4



5 / 3 2

FIG. 5




7 / 32



FIG. 7

8 / 32

FIG. 8



9 / 32





FIG. 9

10132

FIG. 10

BMD DENSITY VS. OXYGEN PARTIAL PRESSURE



11 / 32

FIG.11





FIG.12



12 / 32

FIG.13






FIG.14



13 / 32

FIG.15



14 / 32





FIG. 16

15 / 32

FIG. 17



SUBSTITUTE SHEET (RULE 28)


16 / 32

FIG. 18



17 / 32

FIG.19



SUBSTITUTE SHEET (RULE 26)

18 / 32

FIG. 20





FIG. 21



19132

FIG. 22






FIG. 23



SUBSTITUTE SHEET (RULE 26)


20/32

FIG. 24



21 / 32

FIG. 25



22 / 32






FIG. 26A

23 / 32




24 / 32

FIG. 27




SUBSTITUTE SHEET (RULE 28)

25 / 32


FIG. 28**SUBSTITUTE SHEET (RULE 26)**

26 / 32


FIG. 29**SUBSTITUTE SHEET (RULE 26)**

27 / 32


FIG. 30



28 / 32



29 / 32



30 / 32






FIG. 34



32 / 32

FIG. 35

TEMPERATURE PROFILES FOR VARIOUS HOT ZONES

**SUBSTITUTE SHEET (RULE 28)**

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 98/06945

A. CLASSIFICATION OF SUBJECT MATTER			
IPC 6	C30B15/00	C30B33/00	C30B29/06
According to International Patent Classification(IPC) or to both national classification and IPC			
B. FIELDS SEARCHED			
Minimum documentation searched (classification system followed by classification symbols)			
IPC 6 C30B			
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched			
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)			
C. DOCUMENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
A	WINKLER ET AL: "Improvement of the Gate Oxide Integrity by Modifying Crystal Pulling and its impact on device failures" JOURNAL OF THE ELECTROCHEMICAL SOCIETY., vol. 141, no. 5, May 1994, MANCHESTER, NEW HAMPSHIRE US, pages 1398-1401, XP000470166 see the whole document ---	1,6,10, 15,19	
A	EP 0 536 958 A (SHIN ETSU HANDOTAI) 14 April 1993 see the whole document ---	1,22	
A	DE 43 23 964 A (KABUSHIKI KAISHA TOSHIBA) 20 January 1994 see claim 1 ---	22	
	-/-		
<input checked="" type="checkbox"/>	Further documents are listed in the continuation of box C.	<input checked="" type="checkbox"/>	Patent family members are listed in annex.
<p>* Special categories of cited documents :</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p>			
Date of the actual completion of the international search		Date of mailing of the international search report	
30 July 1998		12/08/1998	
Name and mailing address of the ISA		Authorized officer	
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Cook, S	

INTERNATIONAL SEARCH REPORT

Inte:	nal Application No
PCT/US 98/06945	

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4 314 595 A (YAMAMAOTO ET AL.) 9 February 1982 see examples ---	1,22
A	EP 0 716 168 A (SHIN ETSU HANDOTAI COMPANY LTD) 12 June 1996 see claims 1,2 ---	22
A	ZIMMERMANN ET AL : "vacancy concentration wafer mapping in silicon" JOURNAL OF CRYSTAL GROWTH., vol. 129, 1993, AMSTERDAM NL, pages 582-582-592, XP002073136 cited in the application -----	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 98/06945

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP 536958	A 14-04-1993	JP 2758093	B	25-05-1998
		JP 5102162	A	23-04-1993
		DE 69216752	D	27-02-1997
		DE 69216752	T	07-05-1997
DE 4323964	A 20-01-1994	JP 6084925	A	25-03-1994
		US 5502010	A	26-03-1996
US 4314595	A 09-02-1982	JP 55096641	A	23-07-1980
		JP 58003375	B	21-01-1983
EP 716168	A 12-06-1996	JP 8157293	A	18-06-1996
		US 5667584	A	16-09-1997